summaryrefslogtreecommitdiff
path: root/src/mainboard
AgeCommit message (Expand)Author
2017-10-22superio/ite/common: Add temperature offsetVagiz Trakhanov
2017-10-22security/vboot: Move vboot2 to security kconfig sectionPhilipp Deppenwiese
2017-10-22purism/librem13v2: Update microcode length in CBFSYouness Alaoui
2017-10-22purism/librem13v2: Fix USB settings and set OC pinYouness Alaoui
2017-10-22purism/librem13v2: Update devicetree settingsYouness Alaoui
2017-10-22purism/librem13v2: Change DRAM Rcomp/DQS valuesYouness Alaoui
2017-10-22purism/librem13v2: Add reading of serial number from CBFSYouness Alaoui
2017-10-22google/kahlee: Add PSP to devicetree.cbMarshall Dawson
2017-10-22amd/gardenia: Add PSP to devicetree.cbMarshall Dawson
2017-10-22mb/google/link: Enable libgfxinitNico Huber
2017-10-20kahlee: Set Kahlee GPEsMarc Jones
2017-10-20google/fizz: Set PL2 value based on sku id/charge max powerShelley Chen
2017-10-20stoneyridge: Fix USB ASLMarc Jones
2017-10-20intel/cannonlake_rvp: Update board nameLijian Zhao
2017-10-20soc/intel/cannonlake: Add platform.aslLijian Zhao
2017-10-20Stoney Ridge Platforms: cast AGESA tables to void *Martin Roth
2017-10-20Stoney Ridge Platforms: Make AGESA callout tables commonMartin Roth
2017-10-20mainboard/pcengines/apu2: add apu3 and apu5 variantsKamil Wcislo
2017-10-19siemens/mc_bdx1: Initialize GPIOsWerner Zeh
2017-10-19AGESA f14: Fix DDI maps in OemCustomize.cKyösti Mälkki
2017-10-19AGESA: Split long lines in OemCustomize.cKyösti Mälkki
2017-10-19AGESA f14: Drop PlatformGnbPcieComplex.hKyösti Mälkki
2017-10-19pcengines/apu2: Add timestamps to romstageMichał Żygowski
2017-10-19mb/google/poppy: Log EC events during S0ix resumeFurquan Shaikh
2017-10-18mainboard/intel/cannonlake_rvp: Enable hardware P state controlVaibhav Shankar
2017-10-18intel/cannonlake_rvp: Enable Audio DSPLijian Zhao
2017-10-18intel/cannonlake_rvp: Declare PCIE clock usageLijian Zhao
2017-10-18google/snappy: Override USB2 strength by SKUIDKevin Chiu
2017-10-18mb/google/fizz: skip reading SPD data when DUT resumes from S3Gaggery Tsai
2017-10-17intel/cannonlake_rvp: enable HS400Bora Guvendik
2017-10-17amd/agesa: Remove redundant UDELAY_LAPIC selectionPaul Menzel
2017-10-16intel/cannonlake_rvp: Modify memory parameters to support LP4 boardLijian Zhao
2017-10-16google/reef: Add more special cases for coral nasherPatrick Georgi
2017-10-16src/mainboard/google/kahlee: Remove legacy tablesRichard Spiegel
2017-10-16mb/google/fizz: enable AER for PCIe root portsKane Chen
2017-10-16mainboard/pcengines/apu2: use GENERIC_SPD_BINKamil Wcislo
2017-10-16src/mainboard/kahlee: Default AMD FW position to 1MBMartin Roth
2017-10-15amd/inagua: Drop unused Broadcom 5785 support codeKyösti Mälkki
2017-10-15google/kahlee: Add SMI sleep handlerMarshall Dawson
2017-10-15google/kahlee: Add SMI apmc handlerMarshall Dawson
2017-10-15google/wizpig: add new board as variant of cyan baseboardMatt DeVillier
2017-10-15google/ultima: add new board as variant of cyan baseboardMatt DeVillier
2017-10-15google/setzer: add new board as variant of cyan baseboardMatt DeVillier
2017-10-15pcengines boards: Update board_info filesMichał Żygowski
2017-10-14biostar/a68n_5200: Fix hang with board due to SPIDamien Zammit
2017-10-14biostar/a68n_5200: Do actual portDamien Zammit
2017-10-14biostar/a68n_5200: Clone amd/olivehillDamien Zammit
2017-10-13google/kahlee: Add AGESA_DO_RESET in bootblockMarc Jones
2017-10-13google/fizz: Enable cr50 over SPIShelley Chen
2017-10-13google/relm: add new board as variant of cyan baseboardMatt DeVillier
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 05:08:26 +0000