index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
Age
Commit message (
Expand
)
Author
2018-11-15
ec/google/chromeec/acpi: Rename EC_ENABLE_TABLET_EVENT config
Karthikeyan Ramasubramanian
2018-11-15
src/mainboard/google: Remove defining EC_ENABLE_TABLET_EVENT config
Karthikeyan Ramasubramanian
2018-11-14
mb/emulation/qemu-i440fx|q35: Fix stack size
Patrick Rudolph
2018-11-13
google/grunt: Update Samsung K4A8G165WC-BCTD SPD Module Part Number
Kevin Chiu
2018-11-13
google/grunt/aleena: Update H1/TP/TS i2c timings
Lucas Chen
2018-11-13
mb/google/sarien: Enable EC _PTS/_WAK methods
Duncan Laurie
2018-11-13
mb/cannonlake: Remove SmbusEnable from devicetree
Duncan Laurie
2018-11-13
soc/intel/icelake: Update GPIOs for Icelake SOC
Aamir Bohra
2018-11-13
mb/opencellular/rotundu: Remove unused CACHE_ROM_SIZE_OVERRIDE
Elyes HAOUAS
2018-11-12
mb/google/octopus/var/bobba: Configure EC_SYNC IRQ as level-triggered
Furquan Shaikh
2018-11-12
mb/emulation/qemu-i440fx|q35: Switch to C_ENVIRONMENT_BOOTBLOCK
Patrick Rudolph
2018-11-12
mb/emulation/qemu-i440fx|q35: Get rid of unused headers
Patrick Rudolph
2018-11-12
mb/*/*: Harmonise FD and devicetree on boards featuring ICH7
Arthur Heymans
2018-11-12
intel/i945: Factor out ram init time stamps
Paul Menzel
2018-11-12
src: Remove unneeded include "{arch,cpu}/cpu.h"
Elyes HAOUAS
2018-11-12
mb/emulation/qemu-i440fx/Makefile.inc: Fix "No newline at end of file"
Elyes HAOUAS
2018-11-12
siemens/mc_apl4: Enable SDCARD
Mario Scheithauer
2018-11-12
siemens/mc_apl4: Remove external RTC from I2C0
Mario Scheithauer
2018-11-12
siemens/mc_apl4: Enable all PCIe root ports
Mario Scheithauer
2018-11-12
siemens/mc_apl4: Remove reduced clock rate for I2C0
Mario Scheithauer
2018-11-12
siemens/mc_apl4: Disable CLKREQ of PCIe root ports
Mario Scheithauer
2018-11-12
siemens/mc_apl3: Disable PCI clock outputs on XIO bridges
Mario Scheithauer
2018-11-12
siemens/mc_apl3: Set Full Reset Bit into Reset Control Register
Mario Scheithauer
2018-11-12
siemens/mc_apl3: Set bus master bit for on-board PCI device
Mario Scheithauer
2018-11-12
siemens/mc_apl3: Remove the correction of the Tx signal for SATA
Mario Scheithauer
2018-11-12
siemens/mc_apl3: Adjust Legacy IRQ routing for PCI devices
Mario Scheithauer
2018-11-12
mb/google/octopus/variants/fleex: Set up tcc offset for fleex
John Su
2018-11-11
mb/emulation/qemu-i440fx|q35: Link memory.c
Patrick Rudolph
2018-11-10
mb/lenovo/t400: Improve docking code
Patrick Rudolph
2018-11-09
mb/google/kahlee/variants/liara: Decrease eDP adjust time to 20 ms
Chris Wang
2018-11-09
mb/google/kahlee: Tune eDP panel initialization time
Chris Wang
2018-11-09
mb/intel/icelake_rvp: Move CNVi ASL entry from static DSDT to dynamic SSDT ge...
Subrata Banik
2018-11-08
mb/google/sarien: Set runtime IRQs to reset on PLTRST
Duncan Laurie
2018-11-08
mb/google/sarien: Disable eSPI when ACPI is enabled
Duncan Laurie
2018-11-08
mb/google/poppy/variant/nocturne: configure SAR irqs to use PLTRST
Nick Vaccaro
2018-11-08
mb/google/poppy/variant/nocturne: use PLTRST for GPP_C11
Nick Vaccaro
2018-11-08
mb/google/octopus/variants/baseboard: Improve cold boot and S3 resume
John Zhao
2018-11-08
mb/google/poppy/variants/nami: add the hynix memory parts
Ren Kuo
2018-11-08
src/mb/pcengines/apu2/romstage.c: Allow coreboot console output on COM2
Michał Żygowski
2018-11-07
siemens/mc_apl4: Add new mainboard variant mc_apl4
Mario Scheithauer
2018-11-07
siemens/mc_apl2: Adjust GPIO settings for mc_apl2
Mario Scheithauer
2018-11-07
mb/{lenovo/x201,packardbell/ms2290}/romstage: Fix comments
Peter Lemenkov
2018-11-07
mb/lenovo/*/*: Fix non-local header treated as local
Peter Lemenkov
2018-11-07
mb/lenovo/x201: Remove unnecessary include - delay.h
Peter Lemenkov
2018-11-07
mb/lenovo/x201/gpio: Use reset structure
Peter Lemenkov
2018-11-07
siemens/mc_apl3: Disable I2C7 over devicetree
Mario Scheithauer
2018-11-07
siemens/mc_apl3: Enable all PCIe root ports
Mario Scheithauer
2018-11-07
siemens/mc_apl3: Remove reduced clock rate for I2C0
Mario Scheithauer
2018-11-07
siemens/mc_apl3: Disable CLKREQ of PCIe root ports
Mario Scheithauer
2018-11-07
siemens/mc_apl3: Adjust GPIO settings for mc_apl3
Mario Scheithauer
[prev]
[next]