index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
amd
/
amdfam10
/
raminit_sysinfo_in_ram.c
Age
Commit message (
Expand
)
Author
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2017-01-04
amdfam10: Perform major include ".c" cleanup
Damien Zammit
2016-09-20
northbridge/amd/amdfam10: Improve code formatting
Elyes HAOUAS
2016-08-31
northbridge/amd: Add required space before opening parenthesis '('
Elyes HAOUAS
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-07-08
northbridge: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2010-07-08
get rid of even more fam10 and k8 warnings.
Stefan Reinauer
2010-05-14
Remove another set of includes from Fam10 romstages:
Patrick Georgi
2010-04-14
udelay_tsc does not exist in the whole tree.
Stefan Reinauer
2008-01-18
Please bear with me - another rename checkin. This qualifies as trivial, no
Stefan Reinauer
2007-12-19
Initial AMD Barcelona support for rev Bx.
Marc Jones