index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
amd
/
amdmct
Age
Commit message (
Expand
)
Author
2016-04-08
nb/amd/mct_ddr3: Add MCE reporting logic
Timothy Pearson
2016-04-08
nb/amd/mct_ddr3: Cache whether ECC is allowed at the platform level
Timothy Pearson
2016-04-01
nb/amd/mct_ddr3: Fix revision mask for DR processors
Timothy Pearson
2016-03-31
nb/amd_mct_ddr3: Move DRAM MCE sync flood enable to ramstage
Timothy Pearson
2016-03-31
nb/amd/mct_ddr3: Clear early MCEs and report DRAM MCEs
Timothy Pearson
2016-03-31
nb/amd/mct_ddr3: Disable MCE framework during DRAM training
Timothy Pearson
2016-03-30
nb/amd/mct_ddr3: Enable DIMM parity when RDIMMs installed
Timothy Pearson
2016-03-30
northbridge/amd/amdfam10: Add family15h model10h-1fh (Trinity)
Damien Zammit
2016-03-28
nb/amd/mct_ddr3: Use standard C function calls in mct_ResetDataStruct_D()
Timothy Pearson
2016-03-26
nb/amd/amdmct: Select max_lanes based on ECC presence or absence
Damien Zammit
2016-03-24
nb/amd/mct_ddr3: Set the NBP0 read latency from P0 trained values
Timothy Pearson
2016-03-23
nb/amd/mct_ddr3: Remove spurious Addl_Index variable in dqsTrainMaxRdLatency_...
Timothy Pearson
2016-03-21
nb/amd/amdmct/mct_ddr3: Ensure BlockRxDqsLock does not remain set
Timothy Pearson
2016-03-13
nb/amd/mct_ddr3: Use correct initial UI setting during DRAM training
Timothy Pearson
2016-03-12
nb/amd/mct_ddr3: Consolidate duplicated code
Timothy Pearson
2016-03-11
nb/amd/mct_ddr3: Train correct receiver in TrainDQSRdWrPos_D_Fam15
Timothy Pearson
2016-03-11
nb/amd/mct_ddr3: Consolidate calls to MCT minimum clock setting fetch
Timothy Pearson
2016-03-11
nb/amd/mct_ddr3: Require minumum training quality for both read and write
Timothy Pearson
2016-03-11
nb/amd/mct_ddr3: Set read DQS delay to 1UI before calculating read latency
Timothy Pearson
2016-03-11
nb/amd/mct_ddr3: Properly initialize arrays and add bounds checks
Timothy Pearson
2016-03-11
nb/amd/mct_ddr3: Restore previous DQS delay values on failed loop
Timothy Pearson
2016-02-19
nb/amd/amdmct: Add socket specific configuration for FM2
Damien Zammit
2016-02-05
nb/amd/mct_ddr3: Fix RDIMM training failure on Fam15h
Timothy Pearson
2016-02-05
nb/amd/mct_ddr3: Work around RDIMM training failure
Timothy Pearson
2016-02-02
src: Fix various spelling and whitespace issues.
Martin Roth
2016-02-01
nb/amd/amdmct/mct_ddr3: Save and restore SkewMemClk for S3 resume
Timothy Pearson
2016-01-29
nb/amdmct/mct_ddr3: Enable mainboard voltage set
Timothy Pearson
2016-01-24
nb/amd/mct_ddr3: Properly set MR0 WR value
Timothy Pearson
2016-01-24
nb/amd/mct_ddr3: Add additional verbose-level debug statements
Timothy Pearson
2016-01-24
nb/amd/mct_ddr3: Update drive strength configuration
Timothy Pearson
2016-01-24
northbridge/amd/amdmct/mct_ddr3: Enable fast refresh on ETR devices
Timothy Pearson
2016-01-24
northbridge/amd/amdmct: Add termination and timing values for C32 sockets
Timothy Pearson
2016-01-13
tree: drop last paragraph of GPL copyright header from new files
Martin Roth
2016-01-07
Correct some common spelling mistakes
Martin Roth
2015-12-01
nb/amd/mct_ddr3: Add Family 15h tristate enable codes
Timothy Pearson
2015-11-30
nb/amd/amdmct/mct_ddr3: Use StopOnError to decrease training time
Timothy Pearson
2015-11-30
nb/amd/mct_ddr3: Use antiphase to better center DQS window
Timothy Pearson
2015-11-29
nb/amd/mct_ddr3: Fix odd rank data corruption
Timothy Pearson
2015-11-29
nb/amd/amdmct/mct_ddr3: Fix a minor RDIMM CS select error
Timothy Pearson
2015-11-29
nb/amd/amdmct/mct_ddr3: Ensure channel clock skew is properly set
Timothy Pearson
2015-11-24
northbridge/amd/amdmct/mct_ddr3: Add CC6 setup information messages
Timothy Pearson
2015-11-24
northbridge/amd/amdmct/mct_ddr3: Add DDR3 termination debug output
Timothy Pearson
2015-11-24
amd/amdfam10: Control Fam15h cache partitioning via nvram
Timothy Pearson
2015-11-23
amd/amdmct/mct_ddr3: Fix poor performance on Family 15h CPUs
Timothy Pearson
2015-11-22
amd/amdmct/mct_ddr3: Set prefetch double stride to improve performance
Timothy Pearson
2015-11-22
nb/amd/amdmct/mct_ddr3: Force DRAM retraining on every boot
Timothy Pearson
2015-11-19
northbridge/amd/amdmct/mct_ddr3: Move K10D configuration into separate file
Timothy Pearson
2015-11-18
cpu/amd/fam10h-fam15h: Update Fam15h APIC config and startup sequence
Timothy Pearson
2015-11-16
northbridge/amd/mct_ddr3: Add registered and x4 DIMM support to Fam15h
Timothy Pearson
2015-11-16
amd/amdmct/mct_ddr3: Partially fix up registered DIMMs on Fam10h
Timothy Pearson
[next]