| Age | Commit message (Expand) | Author |
|---|
| 2012-05-08 | Some more #if cleanup | Patrick Georgi |
| 2012-05-08 | Clean up #ifs | Patrick Georgi |
| 2012-03-02 | Fix ECC disable option for AMD Fam10 DDR2 and DDR3. | Marc Jones |
| 2011-11-01 | remove trailing whitespace | Stefan Reinauer |
| 2011-10-15 | AMD CPU and chipset fixes for compilation with gcc 4.6 | Stefan Reinauer |
| 2011-09-24 | Add AMD Family 10h PH-E0 support | QingPei Wang |
| 2011-06-03 | This patch sets max freq defaults for ddr2 and ddr3for fam10. | Marc Jones |
| 2011-03-28 | Add AMD C32 support. | Zheng Bao |
| 2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
| 2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
| 2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
| 2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
| 2011-02-28 | Improving BKDG implementation of P-states, | Xavi Drudis Ferran |
| 2011-01-20 | For Cx, each ChipSel need to be sent MR command. | Zheng Bao |
| 2011-01-17 | The code is tested on my board with register DIMMs. More tests need to be | Zheng Bao |
| 2011-01-06 | Fix some settings fo AMD MCT. It is based on BIOS test suite. | Zheng Bao |
| 2010-12-02 | More explicite and straight way to set seed. | Zheng Bao |
| 2010-11-13 | MTRR related improvements for AMD family 10h and family 0Fh systems | Scott Duplichan |
| 2010-10-13 | Trivial. Clean up code and add some comments. | Zheng Bao |
| 2010-10-09 | Trivial. Spell checking. | Zheng Bao |
| 2010-10-09 | Trivial. Spell checking. | Zheng Bao |
| 2010-10-08 | Trivial. Spell checking. | Zheng Bao |
| 2010-10-08 | Trivial. Fix the typo. | Zheng Bao |
| 2010-10-01 | Trivial. Re-indent the code. | Zheng Bao |
| 2010-09-28 | Trivial. re-Indent the code. | Zheng Bao |
| 2010-09-27 | Obviously missing brackets. | Xavi Drudis Ferran |
| 2010-09-21 | Complete the code which was missing. | Zheng Bao |
| 2010-09-21 | Fix the typo. Field DisAutoRefresh is in DramTimngHi. | Zheng Bao |
| 2010-09-09 | Please find appended. This patch gets rid of the %gs magic altogether, | Arne Georg Gleditsch |
| 2010-09-09 | Also improve boot time on AMD for the DDR3 code path. | Arne Georg Gleditsch |
| 2010-09-09 | Apparently, it's not crucial to clear this at the exact moment we switch | Arne Georg Gleditsch |
| 2010-09-05 | Trivial. Currently the max frequency is preset as 400Mhz. We need to set a | Zheng Bao |
| 2010-09-04 | AMD DDR2 and DDR3 MCT function InitPhyCompensation() compliant with AGESA code. | Kerry She |
| 2010-08-31 | Get Byte65/66 for register manufacture ID code. RegMan1Present will | Zheng Bao |
| 2010-08-30 | Multi-DIMMS on AMD ddr2 MCT channel B fixed. | Kerry She |
| 2010-08-30 | Multi-DIMMS on AMD ddr3 MCT channel B works. | Kerry She |
| 2010-08-30 | Trivial syntax correction of AMD mct_ddr3 dir. | Kerry She |
| 2010-08-22 | documented workaround erratum 414, see | Xavi Drudis Ferran |
| 2010-08-22 | documented workaround erratum 372, see | Xavi Drudis Ferran |
| 2010-08-22 | Include RB_C3 in erratum 346 | Xavi Drudis Ferran |
| 2010-08-22 | Add RB_C3 to AMD_FAM10_ALL so that it gets its MSR right for mtrs, ht, etc. | Xavi Drudis Ferran |
| 2010-07-08 | Fix all warnings in the tree | Stefan Reinauer |
| 2010-07-08 | get rid of even more fam10 and k8 warnings. | Stefan Reinauer |
| 2010-05-09 | Move includes to where they are needed. This allows to simplify | Patrick Georgi |
| 2010-04-30 | Get rid of a few more warnings. | Myles Watson |
| 2010-04-27 | Since some people disapprove of white space cleanups mixed in regular commits | Stefan Reinauer |
| 2010-04-24 | Trivial. Fix a space to tab. | Zheng Bao |
| 2010-04-23 | DDR3 support for AMD Fam10. | Zheng Bao |
| 2010-04-16 | zero warnings days: unify mp tables. fix warnings. | Stefan Reinauer |
| 2010-04-15 | Remove a few more warnings from fam10. | Myles Watson |
