summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/gm45
AgeCommit message (Expand)Author
2019-12-31src: Remove some romcc workaroundsJacob Garber
2019-12-31northbridge: Add missing include <device/pci_def.h>Elyes HAOUAS
2019-12-20src: Replace min/max() with MIN/MAX()Elyes HAOUAS
2019-12-19src/northbridge: Remove unused <stdlib.h>Elyes HAOUAS
2019-12-14bootblock: Provide some common prototypesKyösti Mälkki
2019-11-25Kconfig: Drop the C_ENVIRONMENT_BOOTBLOCK symbolArthur Heymans
2019-11-04nb/intel: Use defined DEFAULT_RCBAElyes HAOUAS
2019-11-02nb/intel/gm45: Add VBOOT supportArthur Heymans
2019-11-01lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans
2019-10-28nb/intel/gm45: Add C_ENVIRONMENT_BOOTBLOCK supportArthur Heymans
2019-10-28src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS
2019-10-27src/[northbridge,security]: change "unsigned" to "unsigned int"Martin Roth
2019-10-24acpi: Drop wrong _ADR objects for PCI host bridgesElyes HAOUAS
2019-10-14nb/intel/gm45: Don't run graphics init on s3 resumeArthur Heymans
2019-10-14sb/intel/i82801ix: Add common code to set up LPC IO decode rangesArthur Heymans
2019-09-28nb,sb/intel: Clean up some __BOOTBLOCK__ and __SIMPLE_DEVICE__ useKyösti Mälkki
2019-09-24intel/cpu: Switch older models to TSC_MONOTONIC_TIMERKyösti Mälkki
2019-08-28intel/smm/gen1: Use smm_subregion()Kyösti Mälkki
2019-08-26soc/intel: Use common romstage codeKyösti Mälkki
2019-08-26nb/intel/gm45: Call ddr3_calibrate_zq() only for DDR3 :)Nico Huber
2019-08-22arch/x86: Add <arch/romstage.h>Kyösti Mälkki
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-08-15intel/smm/gen1: Rename header fileKyösti Mälkki
2019-08-15arch/x86: Add postcar_frame_common_mtrrs()Kyösti Mälkki
2019-08-15cpu/intel: Refactor platform_enter_postcar()Kyösti Mälkki
2019-08-15cpu/intel: Replace bsp_init_and_start_aps()Kyösti Mälkki
2019-08-13nb/intel/gm45: Don't create DMAR tables for disabled IGDArthur Heymans
2019-08-13nb/intel/gm45/acpi.c: Don't read PCI config to check presenceArthur Heymans
2019-08-11arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki
2019-08-11arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki
2019-08-08lib/stage_cache: Refactor Kconfig optionsKyösti Mälkki
2019-08-07northbridge/intel: Rename ram_calc.c to memmap.cKyösti Mälkki
2019-08-03intel/i945,gm45,pineview,x4x: Fix stage cache locationKyösti Mälkki
2019-08-03intel/i945,gm45,pineview,x4x: Move stage cache support functionKyösti Mälkki
2019-07-09cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2019-07-04arch/x86: Adjust size of postcar stackKyösti Mälkki
2019-06-08northbridge/gm45: document that raminit doesn't support mirrored ranksFelix Held
2019-05-29src/northbridge: Add missing 'include <types.h>'Elyes HAOUAS
2019-05-15src/northbridge: Remove unneeded include <arch/io.h>Elyes HAOUAS
2019-05-07{gm45,pineview,sandybridge,x4x}: Use {full,system}_reset() functionElyes HAOUAS
2019-04-16sb/intel/i82801ix: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-04-11nb/intel/{gm45,i945,x4x}: Correct array bounds checksJacob Garber
2019-04-06src: Use include <delay.h> when appropriateElyes HAOUAS
2019-03-21{northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-13nb/intel/stage_cache.c: Drop unnecessary includesElyes HAOUAS
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-06src: Drop unused include <arch/acpi.h>Elyes HAOUAS
2019-03-06Remove DEFAULT_PCIEXBAR aliasKyösti Mälkki