summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell
AgeCommit message (Expand)Author
2014-01-15CBMEM intel: Define get_top_of_ram() once per chipsetKyösti Mälkki
2014-01-12lib/cbfs_core.c: Supply size of file as well in cbfs_get_file_contentVladimir Serbinenko
2014-01-06MRC cache: determine flash size on runtimeVladimir Serbinenko
2013-12-21haswell: add option to change DqPinsInterleavedStefan Reinauer
2013-12-21haswell: Misc updates from 1.6.1 ref codeDuncan Laurie
2013-12-21Add a specific post code for S3 resume failuresDuncan Laurie
2013-12-21haswell: Add pei_data field for USB routingDuncan Laurie
2013-12-12HDA: Enable Mini-HDA and fix up PCH-HDA initDuncan Laurie
2013-12-12haswell: Fix up GPU power management setupDuncan Laurie
2013-12-12haswell: Export functions for CPU family+model and steppingDuncan Laurie
2013-12-07haswell: Add ACPI support for Controllable TDPDuncan Laurie
2013-12-07haswell: Misc power management setup and fixesDuncan Laurie
2013-12-05haswell: pull in the init code for FUIRonald G. Minnich
2013-12-02haswell: Update pei_data to match ref codeDuncan Laurie
2013-11-25haswell: Add magic to turn on grahpics in normal modeDuncan Laurie
2013-11-25haswell: update pei_data data structureAaron Durbin
2013-11-24haswell: Update GT PM register valueDuncan Laurie
2013-10-15CBMEM: Define cbmem_top() just once for x86Kyösti Mälkki
2013-09-11CBMEM: Unify get_top_of_ram()Kyösti Mälkki
2013-07-31Drop unused EXTERNAL_MRC_BLOBStefan Reinauer
2013-07-10FUI: reorganize include filesRonald G. Minnich
2013-07-10Fix MMCONF_SUPPORT_DEFAULT for ramstageKyösti Mälkki
2013-07-09fox_wtm2: First step support for coreboot-based graphics startupRonald G. Minnich
2013-07-09FOX_WTM2: First pass at FUI.Ronald G. Minnich
2013-07-03Move select MMCONF_SUPPORT under northbridgeKyösti Mälkki
2013-06-28Add support to enable/disable builtin GbE (again)Stefan Reinauer
2013-06-27Revert "Add support to enable/disable builtin GbE"Kyösti Mälkki
2013-06-21Add support to enable/disable builtin GbEStefan Reinauer
2013-06-04Move the MARK_GRAPHICS_MEM_WRCOMB to x86 architectureRonald G. Minnich
2013-06-03haswell: fix overflow handling TOUUDAaron Durbin
2013-05-07haswell: use tsc for udelay()Aaron Durbin
2013-05-01boot: remove cbmem_post_handling()Aaron Durbin
2013-03-29haswell: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-23resources: introduce reserved_ram_resource()Aaron Durbin
2013-03-22haswell: use dynamic cbmemAaron Durbin
2013-03-22coreboot: dynamic cbmem requirementAaron Durbin
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-21haswell/lynxpoint: Use new PCH/PM helper functionsDuncan Laurie
2013-03-21haswell: Drop the device ID check in graphics init pathDuncan Laurie
2013-03-21haswell: add multipurpose SMM memory regionAaron Durbin
2013-03-21haswell: use s3_resume field in romstage_handoffAaron Durbin
2013-03-21haswell: cbmem_get_table_location() implementationAaron Durbin
2013-03-20haswell: drop memory reservation for sandybridge GPU bugDuncan Laurie
2013-03-18haswell: move call site of save_mrc_data()Aaron Durbin
2013-03-18haswell: remove unused sys_info structureAaron Durbin
2013-03-18haswell: adjust CAR usageAaron Durbin
2013-03-18haswell: fix ACPI MCFG tableAaron Durbin
2013-03-18haswell: enable caching before SMM initializationAaron Durbin
2013-03-17haswell platforms: restructure romstage mainAaron Durbin
2013-03-17haswell: include TSEG region in cacheable memoryAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-29 13:40:57 +0000