index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
nehalem
/
Kconfig
Age
Commit message (
Expand
)
Author
2016-12-18
intel cache-as-ram: Move DCACHE_RAM_BASE
Kyösti Mälkki
2016-12-11
ACPI S3: Flip ACPI_HUGE_LOWMEM_BACKUP default
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Consolidate resource registration
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Flip default to enabled
Kyösti Mälkki
2016-11-22
Remove explicit select MMCONF_SUPPORT
Kyösti Mälkki
2016-03-11
northbridge/intel: move mrccache.c of sandybridge + haswell to common
Alexander Couzens
2016-02-10
Kconfig: Move defaults for CBFS_SIZE
Martin Roth
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-06-23
Kconfig: Move CBFS_SIZE into Mainboard menu
Martin Roth
2015-05-28
igd.asl rewrite
Vladimir Serbinenko
2015-05-26
acpi: Remove monolithic ACPI
Vladimir Serbinenko
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-01-27
CBMEM: Always use DYNAMIC_CBMEM
Kyösti Mälkki
2014-09-11
Move nehalem/sandy/ivy to per-device acpi
Vladimir Serbinenko
2014-07-05
intel: Make monotonic timer a first class citizen
Edward O'Callaghan
2014-06-25
nehalem boards: Switch to use DYNAMIC_CBMEM
Kyösti Mälkki
2014-03-04
nehalem: Replace video init.
Vladimir Serbinenko
2013-11-25
Support for nehalem northbridge
Vladimir Serbinenko