index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
nehalem
/
nehalem.h
Age
Commit message (
Expand
)
Author
2016-12-11
intel/nehalem: Use romstage_handoff for S3
Kyösti Mälkki
2016-11-21
nb/intel: Fix some spelling mistakes in comments and strings
Martin Roth
2016-03-11
northbridge/intel: move mrccache.c of sandybridge + haswell to common
Alexander Couzens
2016-03-11
northbridge/intel: move mrc_cache definition into a common header
Alexander Couzens
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-06-10
model_2065x: Use common i945-ivy TSEG SMM init.
Vladimir Serbinenko
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-05
intel/nehalem: rename copypasted smi finalizer function
Alexander Couzens
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-01-06
northbridge/intel: Do not define include guard as 1
Edward O'Callaghan
2014-10-11
acpi: Remove explicit pointer tracking in per-device ssdt.
Vladimir Serbinenko
2014-09-11
Move nehalem/sandy/ivy to per-device acpi
Vladimir Serbinenko
2014-03-03
nehalem: Remove SSKPD.
Vladimir Serbinenko
2014-01-23
nehalem: Fix SMRAM register address
Vladimir Serbinenko
2013-11-25
Support for nehalem northbridge
Vladimir Serbinenko