summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/chip.h
AgeCommit message (Expand)Author
2020-03-25nb/intel/sandybridge: Use SPDX headersAngel Pons
2020-03-18nb/intel/sandybridge: Tidy up code and commentsAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-05-13nb/intel/sandybridge: Migrate MRC settings to devicetreePatrick Rudolph
2016-06-12nb/intel/raminit (native): Read PCI mmio size from devicetreePatrick Rudolph
2016-02-28northbridge/intel: add missing #include guardsIru Cai
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-17sandybridge/raminit: Get max mem clock from devicetreeAlexandru Gagniuc
2014-09-13intel/gma: consolidate vbt codeVladimir Serbinenko
2014-07-29ivybridge: LVDS gfx init.Vladimir Serbinenko
2014-07-08northbridge: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-08-22Auto-declare chip_operationsKyösti Mälkki
2012-05-01Update ivybridge graphics initializationDuncan Laurie
2012-04-05Add support for Intel Sandybridge CPU (northbridge part)Stefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-14 00:16:52 +0000