index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
raminit_native.c
Age
Commit message (
Expand
)
Author
2015-07-22
intel raminit: rewrite timB high adjust calculation
Patrick Rudolph
2015-07-22
intel raminit: support two DIMMs per channel
Patrick Rudolph
2015-07-13
intel raminit: improve logging
Patrick Rudolph
2015-07-13
intel raminit: fix timB high adjust calculation
Patrick Rudolph
2015-07-13
intel raminit: whitespace fixes
Patrick Rudolph
2015-07-04
intel raminit: rename register
Patrick Rudolph
2015-06-28
intel raminit: check correct registers in channel_test
Patrick Rudolph
2015-06-28
intel raminit: properly handle DDR3 DIMMs with address mirroring
Patrick Rudolph
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-02-19
sandybridge: Try lower frequency if PLL didn't lock.
Vladimir Serbinenko
2015-02-17
sandybridge/raminit: Do not die() if timC calibration fails
Alexandru Gagniuc
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2014-11-30
Replace hlt() loops with halt()
Patrick Georgi
2014-11-30
intel/sandybridge: make sure to stay in HLT until reboot
Patrick Georgi
2014-08-25
sandybridge: Show spew raminit messages only with raminit debug
Vladimir Serbinenko
2014-07-29
northbridge/intel/sandybridge/raminit_native: Remove stale FIXME.
Vladimir Serbinenko
2014-07-29
sandy/ivybridge: Native raminit (lint clean)
Edward O'Callaghan
2014-07-29
sandy/ivybridge: Native raminit.
Vladimir Serbinenko