summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/romstage.c
AgeCommit message (Expand)Author
2020-03-25nb/intel/sandybridge: Use SPDX headersAngel Pons
2020-03-18nb/intel/sandybridge: Tidy up code and commentsAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2020-01-14intel/sandybridge,bd82x6x: Move enable_smbus() callKyösti Mälkki
2019-11-18nb/intel/sandybridge: Set up console in bootblockArthur Heymans
2019-11-18nb/intel/sandybridge: Make the mainboard_rcba_config hook optionalArthur Heymans
2019-11-18nb/intel/sandybridge: Make the mainboard_early_init hook optionalArthur Heymans
2019-09-13drivers/elog: Add elog_boot_notify()Kyösti Mälkki
2019-08-26soc/intel: Use common romstage codeKyösti Mälkki
2019-08-18cpu/intel: Enter romstage without BISTKyösti Mälkki
2019-06-08nb/intel/sandybridge: Drop iommu.c and rename functionsPatrick Rudolph
2019-05-15src/northbridge: Remove unneeded include <arch/io.h>Elyes HAOUAS
2019-05-13nb/intel/sandybridge: Move boot_count_increment()Patrick Rudolph
2019-05-07{gm45,pineview,sandybridge,x4x}: Use {full,system}_reset() functionElyes HAOUAS
2019-04-18nb/intel/sandybridge: Move southbridge code to bd82x6xPatrick Rudolph
2019-04-16sb/intel/bd82x6x: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-03-25Fix up remaining boolean uses of CONFIG_XXX to CONFIG(XXX)Julius Werner
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-16src: Drop unused '#include <halt.h>'Elyes HAOUAS
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2018-11-16src: Remove unneeded include <lib.h>Elyes HAOUAS
2018-07-28intel/sandybridge: Don't hardcode platform typePatrick Rudolph
2018-07-25drivers/tpm: Add TPM ramstage driver for devices without vboot.Philipp Deppenwiese
2018-07-02src/nb: Fix non-local header treated as localElyes HAOUAS
2018-06-04security/tpm: Unify the coreboot TPM software stackPhilipp Deppenwiese
2018-01-23sb/intel/bd82x6x: Reduce function-disable messNico Huber
2018-01-18security/tpm: Change TPM naming for different layers.Philipp Deppenwiese
2018-01-18security/tpm: Move tpm TSS and TSPI layer to security sectionPhilipp Deppenwiese
2017-05-05nb/intel/sandybridge/romstage: Use register namePatrick Rudolph
2016-11-21nb/intel: Fix some spelling mistakes in comments and stringsMartin Roth
2016-06-22intel/model_206ax: Prepare for dynamic CONFIG_RAMTOPKyösti Mälkki
2016-02-26tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"Denis 'GNUtoo' Carikli
2016-02-18southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph
2016-02-12Make MRC vs native a config rather than making a separate chipset for it.Vladimir Serbinenko
2016-02-12Merge sandy/ivybridge romstage flow for MRC and non-MRC.Vladimir Serbinenko
2016-02-09ivy: Add a possiblity for mainboard early init.Vladimir Serbinenko
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-03sandybridge ivybridge: Treat native init as first class citizenAlexandru Gagniuc
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-12 20:35:52 +0000