summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
AgeCommit message (Expand)Author
2021-04-10nb/intel/gm45: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/gm45/gm45.h: Guard `CxDRC1_NOTPOP` macro parametersAngel Pons
2021-04-10nb/intel/x4x: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/x4x: Correct and use macros for CLKCFGAngel Pons
2021-04-10nb/intel/x4x/dq_dqs.c: Avoid breaking strings over multiple linesAngel Pons
2021-04-10nb/intel/x4x: Add missing newlines to log messageAngel Pons
2021-04-10nb/intel/x4x: Reflow long linesAngel Pons
2021-04-10nb/intel/x4x/dq_dqs.c: Fix typo in variable nameAngel Pons
2021-04-10nb/intel/x4x: Correct sync DLL phase searchAngel Pons
2021-04-10nb/intel/pineview: Replace remaining BAR accessorsAngel Pons
2021-04-10nb/intel/pineview: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/ironlake: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel: Replace remaining BAR accessorsAngel Pons
2021-04-10nb/intel/sandybridge: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/haswell: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/common/fixed_bars.h: Add new read/write accessorsAngel Pons
2021-04-10nb/intel: Factor out remaining MCHBAR macrosAngel Pons
2021-04-06nb/intel/i440bx: Enable bootblock consoleKeith Hui
2021-04-06arch/x86: Provide readXp/writeXp helpers in arch/mmio.hAngel Pons
2021-04-06nb/intel/haswell: Ensure MCH has acked raminitAngel Pons
2021-04-05nb/intel/sandybridge: Drop `pci_mmio_size`Angel Pons
2021-04-05nb/intel/ironlake: Drop `pci_mmio_size`Angel Pons
2021-04-05nb/intel/sandybridge: Rename `pdwm_mode` enumAngel Pons
2021-04-05nb/intel/i945/raminit.c: Replace `DIMM0`Angel Pons
2021-04-05nb/intel/i945: Refactor `dump_spd_registers` functionAngel Pons
2021-04-05device/dram/ddr3: Get rid of useless typedefsAngel Pons
2021-04-02nb/intel/pineview: Correct COMP register writeAngel Pons
2021-03-28nb/intel/pineview/raminit.c: Correct clkset1 programmingAngel Pons
2021-03-28nb/intel/pineview: Correct HICLKGTCTL writeAngel Pons
2021-03-28nb/intel/pineview: Drop MCHBAR macro from DMIBAR accessAngel Pons
2021-03-28nb/intel/ironlake/quickpath.c: Correct one valueAngel Pons
2021-03-28nb/intel/ironlake: Drop copy-pasted finalisation stepsAngel Pons
2021-03-28nb/intel/haswell: Replace `DMIBAR64` and `EPBAR64`Angel Pons
2021-03-25nb/intel/haswell: Move USB config API into Lynx PointAngel Pons
2021-03-25nb/intel/haswell: Decouple mainboard USB config from MRCAngel Pons
2021-03-23nb/intel/haswell: Limit mainboard USB config array lengthsAngel Pons
2021-03-23nb/intel/haswell: Use unshifted SPD addresses in mainboardsAngel Pons
2021-03-23nb/intel/haswell: Confine `pei_data` uses to raminit.cAngel Pons
2021-03-19nb/intel/haswell: Consolidate memory-down SPD handlingAngel Pons
2021-03-19mb/google/slippy: Correct memory-down SPD handlingAngel Pons
2021-03-15sb/intel/lynxpoint: Move S3 check out of `early_pch_init`Angel Pons
2021-03-15sb/intel/lynxpoint: Replace HPET_ADDRAngel Pons
2021-03-10nb/intel/haswell: Finalize northbridge in ramstageAngel Pons
2021-03-10nb/intel/haswell/pcie.c: Add missing pre-ASPM initAngel Pons
2021-03-07nb/intel/haswell: Indent PCI ops with tabsAngel Pons
2021-03-01nb/intel/sandybridge: Clean up `dram_timing` functionAngel Pons
2021-03-01nb/intel/haswell: Fix DPR size handlingTim Wawrzynczak
2021-03-01nb/intel/sandybridge: Ensure tXP and tXPDLL do not overflowAngel Pons
2021-03-01memory_info.h: Store SMBIOS error correction typeAngel Pons
2021-02-27nb/intel/ironlake: Avoid casting pointers to structsAngel Pons