summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
AgeCommit message (Expand)Author
2019-05-29src/northbridge: Add missing 'include <types.h>'Elyes HAOUAS
2019-05-29intel/sandybridge: Make timC training more robust.Tobias Diedrich
2019-05-29nb/intel/nehalem: Call smm_region_start() functionArthur Heymans
2019-05-27cpu/intel/model_2065x: Put stage cache in TSEGArthur Heymans
2019-05-27cpu/intel/model_2065x: Use parallel MP initArthur Heymans
2019-05-25nb/intel/pineview: Use MTRR as a proxy for proper resetArthur Heymans
2019-05-25nb/intel/pineview: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-05-24nb/northbridge/intel/x4x/acpi.c: Remove variable set but not usedElyes HAOUAS
2019-05-23nb/intel/pineview/early_init.c: Remove variable set but not usedElyes HAOUAS
2019-05-23nb/intel/x4x/early_init.c: Remove variable set but not usedElyes HAOUAS
2019-05-23nb/intel/haswell: Remove variable set but not usedElyes HAOUAS
2019-05-22post_code: add post code for invalid vendor binaryKeith Short
2019-05-20i945: Add device identification D2:F1Elyes HAOUAS
2019-05-16nb/intel/sandybridge: Move DMI init codePatrick Rudolph
2019-05-16sb/intel/sandybridge/early_pch: Make DMI init more readablePatrick Rudolph
2019-05-15src/northbridge: Remove unneeded include <arch/io.h>Elyes HAOUAS
2019-05-13nb/intel/sandybridge: Move boot_count_increment()Patrick Rudolph
2019-05-13nb/intel/sandybridge: Migrate MRC settings to devicetreePatrick Rudolph
2019-05-13mb/samsung/lumpy: Move onboard SPD to second channelPatrick Rudolph
2019-05-13nb/intel/sandybridge: Update pei_data commentsPatrick Rudolph
2019-05-12nb/intel/snb: Drop NORTHBRIDGE_INTEL_IVYBRIDGENico Huber
2019-05-10nb/intel/i945: Use macro instead of magic numberElyes HAOUAS
2019-05-07{src,util}: Remove duplicated includesElyes HAOUAS
2019-05-07{gm45,pineview,sandybridge,x4x}: Use {full,system}_reset() functionElyes HAOUAS
2019-05-06src: Remove unused include <halt.h>Elyes HAOUAS
2019-05-03nb/intel/haswell: correct a typo in KconfigJoel Kitching
2019-04-30vboot: refactor OPROM codeJoel Kitching
2019-04-29ich7/i945: Use system_reset()Elyes HAOUAS
2019-04-29nb/intel/pineview: Use system_reset()Elyes HAOUAS
2019-04-29nb/intel/nehalem: Use system_reset() and full_reset()Elyes HAOUAS
2019-04-29nb/intel/haswell: Use system_reset()Elyes HAOUAS
2019-04-29nb/x4x: Use system_reset() and full_reset()Elyes HAOUAS
2019-04-29nb/intel/sandybridge: Use system_reset()Elyes HAOUAS
2019-04-25src/northbridge/intel: Remove unused variablesElyes HAOUAS
2019-04-23nb/intel/sandybridge: add pch.h includePatrick Georgi
2019-04-23nb/intel/i945: Check if interleaved even if rank #4 size is zeroElyes HAOUAS
2019-04-23ich7/i945: Use full_reset()Elyes HAOUAS
2019-04-23sb/intel/lynxpoint: Enable LPC/SIO setup in bootblockArthur Heymans
2019-04-23nb/intel/sandybridge: Drop pch.h from sandybridge.hPatrick Rudolph
2019-04-21nb/intel/haswell: Add an option for where verstage startsArthur Heymans
2019-04-21cpu/intel/haswell: Use C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-04-20nb/intel/nehalem: Hide some raminit output messagesArthur Heymans
2019-04-18nb/intel/sandybridge: Move southbridge code to bd82x6xPatrick Rudolph
2019-04-16sb/intel/bd82x6x: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-04-16sb/intel/i82801ix: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-04-13sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-04-11nb/intel/i945: Fix ich7_setup_root_complex_topologyElyes HAOUAS
2019-04-11nb/intel/{gm45,i945,x4x}: Correct array bounds checksJacob Garber
2019-04-09nb/intel/sandybridge: Set uninitialized run lengthJacob Garber
2019-04-08nb/intel/pineview: Correct lsbpos(0) and msbpos(0)Jacob Garber
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 17:33:56 +0000