index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
Age
Commit message (
Expand
)
Author
2020-08-03
nb/intel/ironlake: Add Generic Non-Core PCI device definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Physical Layer registers
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Physical Layer device definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Link register definitions
Angel Pons
2020-08-03
nb/intel/ironlake: Add definition for QPI Link PCI device
Angel Pons
2020-08-03
nb/intel/ironlake: Add SAD DRAM register definitions
Angel Pons
2020-08-03
nb/intel/ironlake: Correct PCIEXBAR definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add definition for SAD PCI device
Angel Pons
2020-08-03
nb/intel/ironlake: Drop `D0F0_` prefix from register names
Angel Pons
2020-08-03
nb/intel/ironlake: Rename memory map variables
Angel Pons
2020-08-03
nb/intel/ironlake/raminit.c: Drop unused define
Angel Pons
2020-08-03
nb/intel/ironlake/hostbridge_regs: Drop D0F0_PMBASE
Angel Pons
2020-08-03
nb/intel/ironlake/hostbridge_regs.h: Clean up registers
Angel Pons
2020-08-03
nb/intel/ironlake: Put host bridge registers into its own file
Angel Pons
2020-08-03
nb/intel/pineview/hostbridge_regs.h: Clean up registers
Angel Pons
2020-08-03
nb/intel/pineview: Put host bridge registers into its own file
Angel Pons
2020-08-03
nb/intel/x4x/hostbridge_regs.h: Clean up registers
Angel Pons
2020-08-03
nb/intel/x4x: Put host bridge registers into its own file
Angel Pons
2020-08-03
nb/intel/haswell: Add Crystal Well PCI IDs
Iru Cai
2020-07-31
nb/intel/haswell: Configure VCs on Egress Port
Angel Pons
2020-07-30
nb/intel/x4x/rcven.c: Rename memory barrier function
Angel Pons
2020-07-30
nb/intel/*: Fill in SMBIOS type 16 on SNB/HSW
Patrick Rudolph
2020-07-28
nb/intel/i945/gma.c: Remove extra indentation
Elyes HAOUAS
2020-07-28
nb/intel/haswell: Enable DMI ASPM
Angel Pons
2020-07-26
src: Change BOOL CONFIG_ to CONFIG() in comments & strings
Martin Roth
2020-07-26
nb/intel/haswell: Use macro for dimm->bus_width
Elyes HAOUAS
2020-07-26
nb/intel/sandybridge: Add missing includes
Elyes HAOUAS
2020-07-25
nb/intel/ironlake/raminit.c: initialize 'reply.command'
Elyes HAOUAS
2020-07-25
nb/intel/haswell/hostbridge_regs.h: Clean up registers
Angel Pons
2020-07-24
nb/intel/sandybridge: Put host bridge registers into its own file
Angel Pons
2020-07-24
nb/intel/haswell: Put host bridge registers into its own file
Angel Pons
2020-07-24
nb/intel/sandybridge: Remove unnecessary `struct sys_info`
Angel Pons
2020-07-24
nb/intel/ironlake: Move southbridge code to ibexpeak
Angel Pons
2020-07-22
nb/intel/i945: Put names to northbridge PCI devices
Angel Pons
2020-07-20
sb/intel: Define CONFIG_FIXED_SMBUS_IO_BASE
Angel Pons
2020-07-14
src: Remove unused 'include <cpu/x86/msr.h>'
Elyes HAOUAS
2020-07-14
src: Remove unused 'include <stdint.h>
Elyes HAOUAS
2020-07-14
src: Remove unused 'include <types.h>'
Elyes HAOUAS
2020-07-12
nb/intel/haswell/romstage.c: Align pei_data initializers
Angel Pons
2020-07-12
haswell: Move some MRC settings to devicetree
Angel Pons
2020-07-12
haswell: Automatically check if Intel GbE is to be enabled
Angel Pons
2020-07-12
haswell: Add function to retrieve SPD addresses
Angel Pons
2020-07-12
haswell: Automatically determine system type
Angel Pons
2020-07-12
haswell: Introduce ENABLE_DDR_2X_REFRESH Kconfig option
Angel Pons
2020-07-12
haswell: Factor out `max_ddr3_freq`
Angel Pons
2020-07-12
haswell: Compute disabled channel masks at runtime
Angel Pons
2020-07-12
mb/asrock/b85m_pro4: Factor out common MRC settings
Angel Pons
2020-07-12
haswell: Relocate `mainboard_romstage_entry` to northbridge
Angel Pons
2020-07-12
haswell: Drop `struct romstage_params` type
Angel Pons
2020-07-12
haswell: Make `copy_spd` a weak function
Angel Pons
[next]