summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
AgeCommit message (Expand)Author
2020-07-09nb/intel/ironlake/raminit.c: Drop dead codeAngel Pons
2020-07-09haswell: Drop GPIO indirection layersAngel Pons
2020-07-09haswell: Turn RCBA configuration into a functionAngel Pons
2020-07-08haswell: relocate `romstage_common` to northbridgeAngel Pons
2020-07-08haswell: drop unused function parameterAngel Pons
2020-07-08nb/intel/pineview/acpi: Remove unmatched comment startAngel Pons
2020-07-08nb/intel/pineview: Convert to ASL 2.0 syntaxAngel Pons
2020-07-08nb/intel/pineview: Tidy up comments and cosmeticsAngel Pons
2020-07-08nb/intel/i945: Use ASL 2.0 syntaxAngel Pons
2020-07-08nb/intel/i945/acpi: Tidy up comments and cosmeticsAngel Pons
2020-07-08nb/intel/gm45: Use ASL 2.0 syntaxAngel Pons
2020-07-08nb/intel/gm45: Tidy up comments and cosmeticsAngel Pons
2020-07-08nb/intel/x4x/acpi: Use ASL 2.0 syntaxAngel Pons
2020-07-08nb/intel/x4x/acpi: Clean up commentsAngel Pons
2020-07-08nb/intel/haswell/acpi: Update to ASL 2.0 syntaxAngel Pons
2020-07-08nb/intel/haswell/acpi: Fix host bridge registersAngel Pons
2020-07-06nb/intel/i440bx: Add PMCR register to ACPI codeKeith Hui
2020-07-06nb/intel/i440bx: Refactor ACPI codeKeith Hui
2020-07-02nb/intel/ironlake: Clean up code style (except raminit)Angel Pons
2020-07-01nb/intel/ironlake/northbridge.c: Drop thunk functionsAngel Pons
2020-07-01nb/intel/ironlake: Drop copy-pasted and unused macroAngel Pons
2020-07-01nb/intel/ironlake: Use `pci_update_config32()`Angel Pons
2020-07-01nb/intel/ironlake: Simplify BAR handlingAngel Pons
2020-07-01nb/intel/ironlake/ironlake.h: Clean upAngel Pons
2020-07-01nb/intel/ironlake: Drop copy-pasted and dead codeAngel Pons
2020-07-01nb/intel/ironlake: Remove unused structsAngel Pons
2020-07-01nb/intel/pineview: Drop undefined function declarationAngel Pons
2020-06-27sb/intel/i82801ix: Use pmutil.h definitionsAngel Pons
2020-06-22nb/intel/sandybridge/gma.c: Remove useless if conditionEvgeny Zinoviev
2020-06-22device/smbus_host: Declare common early SMBus prototypesKyösti Mälkki
2020-06-22nb/intel/haswell: Use 16-bit ops on PCI COMMANDAngel Pons
2020-06-15i945 boards: Factor out MAX_CPUSAngel Pons
2020-06-15x4x boards: Factor out MAX_CPUSAngel Pons
2020-06-12nb/intel/i945/rcven.c: Correct commentAngel Pons
2020-06-12nb/intel/i945: Clean up raminit coding styleAngel Pons
2020-06-10nb/intel/i945: Use PCI bitwise opsAngel Pons
2020-06-10nb/intel/x4x: Drop unused `pci_ops.h` includeAngel Pons
2020-06-10nb/intel/pineview: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/x4x: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/haswell: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/sandybridge: Use MCHBAR bitwise opsAngel Pons
2020-06-09nb/intel/sandybridge: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/gm45/iommu.c: Fix regression when updating PCI commandAngel Pons
2020-06-06src: Use pci_dev_ops_pci where applicableAngel Pons
2020-06-06src: Remove unused 'include <cpu/x86/mtrr.h>'Elyes HAOUAS
2020-06-06src: Remove unused '#include <cpu/x86/smm.h>'Elyes HAOUAS
2020-06-03northbridge/intel/sandybridge: Mask lower 20 bits of TOLUD and TOLM in hostbr...Furquan Shaikh
2020-06-03northbridge/intel/sandybridge: Update hostbridge.asl to ASL2.0 syntaxFurquan Shaikh
2020-06-03northbridge/intel/haswell: Mask lower 20 bits of TOLUD and TOLM in hostbridge...Furquan Shaikh
2020-06-03northbridge/intel/haswell: Update hostbridge.asl to ASL2.0Furquan Shaikh
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 13:07:35 +0000