index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
Age
Commit message (
Expand
)
Author
2018-06-08
libgfxinit: Enable G45 support (for GM45/X4X)
Nico Huber
2018-06-07
nb/intel/pineview: Enable and allocate 8M for TSEG
Arthur Heymans
2018-06-07
nb/intel/i945: Enable and allocate 8M for TSEG
Arthur Heymans
2018-06-07
nb/intel/i945: Add a common function to compute TSEG size
Arthur Heymans
2018-06-06
intel/e7505: Remove ROMCC workaround
Kyösti Mälkki
2018-06-06
arch/x86: Make RELOCATABLE_RAMSTAGE the default
Kyösti Mälkki
2018-06-06
arch/x86: Flag platforms without RELOCATABLE_RAMSTAGE
Kyösti Mälkki
2018-06-05
cpu/intel/haswell: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-05
cpu/intel/model_2065x: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-05
cpu/intel/model_206ax: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-05
nb/intel/gm45: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-05
nb/intel/x4x: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-05
nb/intel/pineview: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-05
nb/intel/i945: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-04
security/tpm: Unify the coreboot TPM software stack
Philipp Deppenwiese
2018-06-04
intel/i440bx: Drop tests for LATE_CBMEM_INIT
Kyösti Mälkki
2018-06-04
src: Use "foo *bar" instead of "foo* bar"
Elyes HAOUAS
2018-06-04
nb/intel: Use postcar_frame_add_romcache()
Nico Huber
2018-06-04
northbridge/intel: Remove unneeded includes
Elyes HAOUAS
2018-06-02
intel/socket_mPGA604 intel/e7505: Switch to POSTCAR_STAGE
Kyösti Mälkki
2018-06-02
intel/e7505: Move to RELOCATABLE_RAMSTAGE
Kyösti Mälkki
2018-06-02
intel/e7505: Assume AGP slot disabled
Kyösti Mälkki
2018-06-02
aopen/dxplplusu intel/e7505: Move to EARLY_CBMEM_INIT
Kyösti Mälkki
2018-06-02
intel/e7505: Fix domain resources
Kyösti Mälkki
2018-05-31
{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate
Nico Huber
2018-05-29
src/northbridge: Add and update license headers
Martin Roth
2018-05-24
nb/intel/fsp_sandybridge: Fix lost const qualifier on 'device_t'
Elyes HAOUAS
2018-05-24
nb/intel/x4x: Adapt post JEDEC for DDR3
Arthur Heymans
2018-05-24
nb/intel/x4x/raminit: Add DDR3 enhanced mode and power settings
Arthur Heymans
2018-05-24
nb/intel/x4x/raminit: Add DDR3 specific dra/drb settings
Arthur Heymans
2018-05-24
nb/intel/x4x: Implement write leveling
Arthur Heymans
2018-05-24
nb/intel/x4x: Add DDR3 JEDEC init
Arthur Heymans
2018-05-24
nb/intel/sandybridge: Get rid of device_t
Elyes HAOUAS
2018-05-21
nb/intel/nehalem: Fix smashed stack in romstage
Matthias Gazzari
2018-05-18
nb/common/intel: Remove the mrc cache code
Arthur Heymans
2018-05-18
nb/intel/nehalem: Use the common mrc cache driver
Arthur Heymans
2018-05-18
nb/intel/e7505: Get rid of device_t
Elyes HAOUAS
2018-05-18
nb/intel/haswell: Get rid of device_t
Elyes HAOUAS
2018-05-17
nb/intel/nehalem: Add ACPI path
Patrick Rudolph
2018-05-14
nb/intel/fsp_sandybridge: Get rid of device_t
Elyes HAOUAS
2018-05-14
nb/intel/i945/raminit.c: Remove not necessary braces {}
Elyes HAOUAS
2018-05-14
nb/intel/x4x/raminit: DDR3 specific ODT
Arthur Heymans
2018-05-14
nb/intel/x4x: Add DDR3 rcomp
Arthur Heymans
2018-05-14
nb/intel/x4x/raminit: Support programming initials DD3 DLL setting
Arthur Heymans
2018-05-14
nb/intel/x4x/raminit: Support programming DDR3 timings
Arthur Heymans
2018-05-14
nb/intel/x4x/raminit: Make programming launch ddr3 specific
Arthur Heymans
2018-05-14
nb/intel/x4x/raminit: Make programming crossclock support DDR3
Arthur Heymans
2018-05-14
nb/intel/x4x: Rename a things that are not specific to DDR2
Arthur Heymans
2018-05-14
nb/x4x/raminit: Decode ddr3 dimms
Arthur Heymans
2018-05-14
nb/intel/x4x/raminit: Fix programming dual channel registers
Arthur Heymans
[next]