summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
AgeCommit message (Expand)Author
2020-06-22nb/intel/haswell: Use 16-bit ops on PCI COMMANDAngel Pons
2020-06-15i945 boards: Factor out MAX_CPUSAngel Pons
2020-06-15x4x boards: Factor out MAX_CPUSAngel Pons
2020-06-12nb/intel/i945/rcven.c: Correct commentAngel Pons
2020-06-12nb/intel/i945: Clean up raminit coding styleAngel Pons
2020-06-10nb/intel/i945: Use PCI bitwise opsAngel Pons
2020-06-10nb/intel/x4x: Drop unused `pci_ops.h` includeAngel Pons
2020-06-10nb/intel/pineview: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/x4x: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/haswell: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/sandybridge: Use MCHBAR bitwise opsAngel Pons
2020-06-09nb/intel/sandybridge: Use PCI bitwise opsAngel Pons
2020-06-09nb/intel/gm45/iommu.c: Fix regression when updating PCI commandAngel Pons
2020-06-06src: Use pci_dev_ops_pci where applicableAngel Pons
2020-06-06src: Remove unused 'include <cpu/x86/mtrr.h>'Elyes HAOUAS
2020-06-06src: Remove unused '#include <cpu/x86/smm.h>'Elyes HAOUAS
2020-06-03northbridge/intel/sandybridge: Mask lower 20 bits of TOLUD and TOLM in hostbr...Furquan Shaikh
2020-06-03northbridge/intel/sandybridge: Update hostbridge.asl to ASL2.0 syntaxFurquan Shaikh
2020-06-03northbridge/intel/haswell: Mask lower 20 bits of TOLUD and TOLM in hostbridge...Furquan Shaikh
2020-06-03northbridge/intel/haswell: Update hostbridge.asl to ASL2.0Furquan Shaikh
2020-06-02src: Remove redundant includesElyes HAOUAS
2020-06-02src: Remove unused 'include <bootmode.h>'Elyes HAOUAS
2020-05-27intel/gma: Only enable bus mastering if we are going to use itNico Huber
2020-05-27intel/gma: Don't bluntly enable I/ONico Huber
2020-05-27drivers/intel/gma: Move IGD OpRegion to CBMEMNico Huber
2020-05-26northbridge/intel/i945: Mark legacy VGA memory as reservedFurquan Shaikh
2020-05-26nb/intel: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-05-21nb/intel/sandybridge: Use the new IOSAV struct APIAngel Pons
2020-05-21nb/intel/sandybridge: Drop unused parametersAngel Pons
2020-05-21nb/intel/sandybridge: Redefine IOSAV_SUBSEQUENCEAngel Pons
2020-05-21nb/intel/sandybridge: Truncate IOSAV subseq gapsAngel Pons
2020-05-21nb/intel/sandybridge: Replace macros with functionsAngel Pons
2020-05-21nb/intel/sandybridge: Refactor IOSAV_RUN_ONCEAngel Pons
2020-05-21nb/intel/sandybridge: Refactor IOSAV_SUBSEQUENCE againAngel Pons
2020-05-19nb/intel/sandybridge: Do not hardcode resource indicesAngel Pons
2020-05-19nb/intel/sandybridge: Correct IOSAV register notesAngel Pons
2020-05-18nb/intel/sandybridge: Use or-based logic for RANKSELAngel Pons
2020-05-18nb/intel/sandybridge: Program IOSAV with macrosAngel Pons
2020-05-18nb/intel/sandybridge: Add and use BROADCAST_CH for IOSAVAngel Pons
2020-05-18nb/intel: Const'ify pci_devfn_t devicesElyes HAOUAS
2020-05-18src: Remove leading blank lines from SPDX headerElyes HAOUAS
2020-05-14nb/intel/i440bx: add resources during read_resources()Furquan Shaikh
2020-05-14nb/intel/sandybridge: add resources during read_resources()Aaron Durbin
2020-05-13src: Remove unused '#include <stddef.h>'Elyes HAOUAS
2020-05-13src: Remove unused '#include <stdint.h>'Elyes HAOUAS
2020-05-12device/pci_device: Extract pci_domain_set_resources from SOCRaul E Rangel
2020-05-12nb/intel/i440bx: Drop mainboard_enable_serial()Keith Hui
2020-05-12nb/intel/sandybridge: Reorder IOSAV writesAngel Pons
2020-05-12nb/intel/sandybridge: Reorder register writeAngel Pons
2020-05-11treewide: Replace BSD-3-Clause and ISC headers with SPDX headersPatrick Georgi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 08:26:48 +0000