index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
Age
Commit message (
Expand
)
Author
2012-09-25
HAVE_HIGH_TABLES is gone
Patrick Georgi
2012-09-19
agesa fam15 northbridge: change lapic_id to accommodate two CPUs
Siyuan Wang
2012-08-28
Fix AMD UMA for RS780
Kyösti Mälkki
2012-08-27
AMD northbridges: factor out CPU allocation
Kyösti Mälkki
2012-08-27
AMD northbridges: rewrite CPU allocation
Kyösti Mälkki
2012-08-22
Auto-declare chip_operations
Kyösti Mälkki
2012-08-09
AMD northbridge: copy TOP_MEM and TOP_MEM2 for distribution
Kyösti Mälkki
2012-08-09
Sandybridge: Fix integer overrun in romstage udelay()
Stefan Reinauer
2012-08-08
Cleanup coreboot memory table includes
Kyösti Mälkki
2012-08-07
Move cpus_ready_for_init() to AMD K8
Kyösti Mälkki
2012-08-07
Sandy/Ivy Bridge and Cougar/Panther Point: Fix names
Stefan Reinauer
2012-08-05
AMD f15: Change multiply ONE_MB to bit shifting (Propagation)
zbao
2012-08-04
AMD f15 nb: Remove the misleading 0x100 from the limitk (Propagation)
zbao
2012-08-04
AMD NB: Limit the device field to 5 bits. (Propagation)
zbao
2012-08-02
Limit the device field to 5 bits.
zbao
2012-08-02
AMD and GFXUMA: move setup_uma_memory() to northbridge
Kyösti Mälkki
2012-08-02
AMD Agesa and GFXUMA: drop use of uma_memory_base
Kyösti Mälkki
2012-08-02
AMD K8 and AMDFAM10, GFXUMA: drop use of uma_memory_base
Kyösti Mälkki
2012-08-01
AMD F15tn northbridge: Remove the misleading 0x100 from the limitk.
zbao
2012-08-01
Intel and GFXUMA: drop redundant use of lb_add_memory_range()
Kyösti Mälkki
2012-08-01
Intel Sandybridge and UMA: use mmio_resource()
Kyösti Mälkki
2012-08-01
Intel Sandybridge: add reserved memory as resources
Kyösti Mälkki
2012-07-30
sandybridge: reinitialize usbdebug after MRC
Sven Schnelle
2012-07-27
Intel and GFXUMA: fix MTRR and use uma_resource()
Kyösti Mälkki
2012-07-27
Intel 82810 and 82830: always room for PCI memory
Kyösti Mälkki
2012-07-27
Intel i945 and sch: no memory over 4GB
Kyösti Mälkki
2012-07-26
Refactor driver structs
Patrick Georgi
2012-07-26
amd/lx: Move configuration from source to Kconfig
Patrick Georgi
2012-07-26
CTDP: Only do TDP down/nominal change from TNP0
Duncan Laurie
2012-07-26
ACPI: Add support for runtime config TDP down
Duncan Laurie
2012-07-25
Change multiply ONE_MB to bit shifting.
zbao
2012-07-25
sync the northbridge.c with other family.
zbao
2012-07-25
ELOG: Add support for a monotonic boot counter in CMOS
Duncan Laurie
2012-07-25
More descriptive error messages in Sandybridge raminit code
Stefan Reinauer
2012-07-24
ELOG: Fix boot count increment for non-wake case
Duncan Laurie
2012-07-24
Ivybridge: fix workaround and enable PAIR
Duncan Laurie
2012-07-24
CPU: Add basic support for Nominal Configurable TDP
Duncan Laurie
2012-07-24
Rename cache_lbmem() to cache_ramstage()
Stefan Reinauer
2012-07-24
Make ACPI code detect Sandy/Ivy Bridge dynamically
Stefan Reinauer
2012-07-24
Drop (empty) sandybridge_late_initialization()
Stefan Reinauer
2012-07-24
Add support for HM70 and NM70 LPC bridge
Stefan Reinauer
2012-07-24
Print PCI ID of PCH during boot up
Stefan Reinauer
2012-07-24
Drop leading spaces from CPU name string
Stefan Reinauer
2012-07-24
Fix MRC cache update delays
Stefan Reinauer
2012-07-24
SandyBridge: Add another PCI device ID for northbridge
Walter Murphy
2012-07-24
Fixes to enable RC6 on IvyBridge
Duncan Laurie
2012-07-22
i945: Disable IGD if plugin VGA is preferred
Patrick Georgi
2012-07-22
Trinity wrapper code improvement.
zbao
2012-07-20
Fix udelay() implementation for i945 romstage
Nico Huber
2012-07-20
Drop VGA_BRIDGE_SETUP config option
Patrick Georgi
[next]