index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
Age
Commit message (
Expand
)
Author
2016-08-01
Add newlines at the end of all coreboot files
Martin Roth
2016-07-31
src/northbridge: Capitalize CPU, RAM and ROM
Elyes HAOUAS
2016-07-28
bootmode: Get rid of CONFIG_BOOTMODE_STRAPS
Furquan Shaikh
2016-07-27
nb/intel/x4x: Fix CAS latency detection and max memory detection
Damien Zammit
2016-07-26
intel sandy/ivy: Redefine DCACHE_RAM_SIZE and DCACHE_RAM_MRC_VAR_SIZE
Kyösti Mälkki
2016-07-19
nb/intel/x4x: Fix CAS latency detection
Damien Zammit
2016-07-15
intel/x4x: Do not use scratchpad register for ACPI S3
Kyösti Mälkki
2016-07-15
intel/pineview: Do not use scratchpad register for ACPI S3
Kyösti Mälkki
2016-07-15
AGESA: Use common romstage ram stack
Kyösti Mälkki
2016-07-14
nb/intel/pineview/northbridge.c: Remove legacy_hole_size_k declaration
Jonathan Neuschäfer
2016-07-09
nb/intel/x4x: Fix underclocking of 800MHz DDR2 RAM
Damien Zammit
2016-07-07
intel/sandybridge: read correct leaf for cpu family
Ryan Salsamendi
2016-06-26
intel/i945: Use common ACPI S3 recovery
Kyösti Mälkki
2016-06-23
intel/sandybridge: Fix builds with System Agent blob
Kyösti Mälkki
2016-06-22
Ignore RAMTOP for MTRRs
Kyösti Mälkki
2016-06-22
intel/model_206ax: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-06-20
nb/intel/sandybridge/raminit: Use supported CAS
Patrick Rudolph
2016-06-20
nb/intel/sandybridge/raminit: Do code cleanup
Patrick Rudolph
2016-06-20
nb/intel/sandybridge/raminit: Do code cleanup
Patrick Rudolph
2016-06-20
nb/intel/sandybridge/raminit: Allow 933Mhz on Lenovo devices
Patrick Rudolph
2016-06-17
intel/model_206ax: Move platform specific defines
Kyösti Mälkki
2016-06-17
Move definitions of HIGH_MEMORY_SAVE
Kyösti Mälkki
2016-06-12
nb/intel/raminit (native): Read PCI mmio size from devicetree
Patrick Rudolph
2016-06-12
nb/intel: Factor out common MRC code
Patrick Rudolph
2016-06-04
nb/intel/x4x: Fix unpopulated value
Damien Zammit
2016-06-04
gm45: enable setting all vram sizes from cmos
Arthur Heymans
2016-06-04
AGESA: Fix invalid use of CFG_ declarations
Kyösti Mälkki
2016-05-31
nb/intel/x4x: Add DMI/EP init
Damien Zammit
2016-05-31
Fix leaking CONFIG_VGA=y
Kyösti Mälkki
2016-05-17
intel/sch: Merge northbridge and southbridge in src/soc
Stefan Reinauer
2016-05-09
nb/amd/mct_ddr3: Report correct DIMM size in SMBIOS structure
Timothy Pearson
2016-05-09
nb/amd/mct_ddr3: Add support for non-ECC DIMMs on AMD Family 15h
Timothy Pearson
2016-05-08
intel/pineview: Don't try to store 34 bits in 32
Stefan Reinauer
2016-05-06
amd/gx2 + amd/lx: Fix shift overflow issue
Stefan Reinauer
2016-05-05
rdc/r8610: Move to src/soc
Stefan Reinauer
2016-05-05
dmp/vortex86ex: Merge northbridge and southbridge into soc
Stefan Reinauer
2016-05-04
nb/intel/sandybridge/raminit: support calling dram_freq multiple times
Patrick Rudolph
2016-05-04
nb/intel/sandybridge/raminit: add additional fallbacks
Patrick Rudolph
2016-05-04
nb/intel/gm45: Fix native text mode initialization
Nick High
2016-05-02
nb/amd/mct_ddr3: Only initialize ECC bits once
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Warn if MaxRdLatency training fails on Family 15h
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Stop receiver enable cycle training after window found
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Do not constantly reset read data timing registers to 0
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Skip nibble training when current DIMM is not x4
Timothy Pearson
2016-05-01
nb/amd/mct_ddr3: Fix x4 DIMM receiver enable training on Fam15h
Timothy Pearson
2016-04-29
nb/intel/sandybridge/raminit: fix regression "always use mrccache"
Patrick Rudolph
2016-04-28
nb/amd/mct_ddr3: Restart system on training failure instead of using die()
Timothy Pearson
2016-04-26
nb/amd/mct_ddr3: Report correct DIMM in MRS setup routines
Timothy Pearson
2016-04-26
nb/amd/mct_ddr3: Fix a number of minor errors in RDIMM setup
Timothy Pearson
2016-04-25
nb/amd/mct_ddr3: Scale lane delays for each DIMM after MEMCLK change
Timothy Pearson
[next]