index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
Age
Commit message (
Expand
)
Author
2021-02-07
nb/intel/x4x: Drop unused first array index
Angel Pons
2021-02-07
nb/intel/x4x: Unroll programming RCOMP data group
Angel Pons
2021-02-07
nb/intel/x4x: Report if running in async mode
Angel Pons
2021-02-07
nb/intel/x4x: Factor out setting Tx DLL tap and PI
Angel Pons
2021-02-07
nb/intel/x4x: Correct ctrlset{2,3} register mask
Angel Pons
2021-02-07
nb/intel/x4x: Clean up cosmetics of raminit tables
Angel Pons
2021-02-07
nb/intel/x4x: Drop commented-out statement
Angel Pons
2021-02-07
nb/intel/gm45: Factor out {DMI,EP,MCH}BAR accessors
Angel Pons
2021-02-07
nb/intel/ironlake: Avoid pointer arithmetics
Angel Pons
2021-02-07
nb/intel/pineview: Guard {MCH,DMI,EP}BAR macros
Angel Pons
2021-02-06
intel: Define `RCBA_LENGTH` in Kconfig and use it
Angel Pons
2021-02-06
soc/intel/broadwell: Conditionally skip PRE_GRAPHICS_DELAY
Kyösti Mälkki
2021-02-05
intel: Turn `DEFAULT_RCBA` into a Kconfig symbol
Angel Pons
2021-02-04
nb/intel/x/bootblock.c Revert `include <arch/pci_io_cfg.h>`
Angel Pons
2021-02-04
src: Remove useless comments in "includes" lines
Elyes HAOUAS
2021-02-02
treewide [Kconfig]: Remove useless comment
Elyes HAOUAS
2021-02-01
nb/intel/ironlake/bootblock.c: include <arch/pci_io_cfg.h>
Elyes HAOUAS
2021-02-01
nb/intel/i945/bootblock.c: include <arch/pci_io_cfg.h>
Elyes HAOUAS
2021-02-01
nb/intel/x4x/bootblock.c: include <arch/pci_io_cfg.h>
Elyes HAOUAS
2021-02-01
nb/intel/gm45/bootblock.c: include <arch/pci_io_cfg.h>
Elyes HAOUAS
2021-02-01
nb/intel/haswell/bootblock.c: include <arch/pci_io_cfg.h>
Elyes HAOUAS
2021-02-01
nb/intel/sandybridge/bootblock.c: include <arch/pci_io_cfg.h>
Elyes HAOUAS
2021-02-01
nb/intel/i945: Drop casts from DEFAULT_{MCH,DMI}BAR
Angel Pons
2021-02-01
nb/intel/haswell: Calculate TSEG limit from registers
Angel Pons
2021-02-01
nb/intel/haswell: Create RMRR for iGPU
Angel Pons
2021-01-30
nb/intel/i945: Define and use MMCONF_BUS_NUMBER
Angel Pons
2021-01-30
nb/intel/gm45: Define and use MMCONF_BUS_NUMBER
Angel Pons
2021-01-30
nb/intel/x4x: Define and use MMCONF_BUS_NUMBER
Angel Pons
2021-01-30
nb/intel/pineview: Define and use MMCONF_BUS_NUMBER
Angel Pons
2021-01-30
nb/intel/ironlake: Use MMCONF_BUS_NUMBER everywhere
Angel Pons
2021-01-30
nb/intel/sandybridge: Define and use MMCONF_BUS_NUMBER
Angel Pons
2021-01-30
nb/intel/haswell: Define and use MMCONF_BUS_NUMBER
Angel Pons
2021-01-30
nb/intel/ironlake: Use RCBA macros
Angel Pons
2021-01-29
device/Kconfig: Declare MMCONF symbols' type once
Angel Pons
2021-01-27
nb/intel/haswell/haswell.h: Do not include `pch.h`
Angel Pons
2021-01-27
sb,soc/amd: Rename PMOD to PICM in ASL
Kyösti Mälkki
2021-01-25
nb/intel/ironlake: Drop constant parameter
Angel Pons
2021-01-25
nb/intel/sandybridge: Only run DMI recipe on Ivy Bridge
Angel Pons
2021-01-25
nb/intel/sandybridge: Correct late DMI init sequence
Angel Pons
2021-01-24
cpu/intel/haswell: Set C9/C10 vccmin
Angel Pons
2021-01-21
cpu/intel/socket_LGA775: Increase DCACHE_RAM_SIZE
Elyes HAOUAS
2021-01-19
nb/intel/pineview/northbridge.c: Fix overlapping resources
Arthur Heymans
2021-01-19
nb/intel/pineview/northbridge.c: Improve readability
Arthur Heymans
2021-01-19
nb/intel/i945/northbridge.c: Reserve upper part of lower memory
Arthur Heymans
2021-01-19
nb/intel/i945/northbridge.c: Improve readability
Arthur Heymans
2021-01-19
nb/intel/ironlake/northbridge.c: Fix overlapping resources
Arthur Heymans
2021-01-19
nb/intel/ironlake/northbridge.c: Improve readability
Arthur Heymans
2021-01-19
nb/intel/ironlake/ironlake.asl: Remove sandy bridge copy pasta
Arthur Heymans
2021-01-19
nb/intel/ironlake: Remove chromeos copy pasta
Arthur Heymans
2021-01-19
nb/intel/ironlake: Print MCH dev/revision IDs and CAPID
Angel Pons
[next]