index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
Age
Commit message (
Expand
)
Author
2020-08-24
nb/amd/agesa: define DDR3_SPD_SIZE as a common value
Mike Banon
2020-08-18
src: Remove unused 'include <delay.h>'
Elyes HAOUAS
2020-08-17
nb/amd/agesa: read 256 bytes to SPD buffer instead of 128
Mike Banon
2020-08-17
src: Use PCI_BASE_ADDRESS_* macros instead of magic numbers
Elyes HAOUAS
2020-08-17
nb/intel/x4x/raminit_ddr23.c: Remove dead assignment
Elyes HAOUAS
2020-08-12
nb/intel/sandybridge: Add comments to `struct iosav_ssq`
Angel Pons
2020-08-11
nb/intel/sandybridge/raminit: Add comments
Patrick Rudolph
2020-08-11
nb/intel/sandybridge/raminit: Fix ECC scrub
Patrick Rudolph
2020-08-11
nb/intel/sandybridge/raminit: Add ECC debug code
Patrick Rudolph
2020-08-06
nb/intel/sandybridge: Drop inexistent device from DMAR
Angel Pons
2020-08-06
nb/intel/sandybridge: Deduplicate PCIEXBAR decoding
Angel Pons
2020-08-06
nb/intel/sandybridge: Refactor `get_pcie_bar`
Angel Pons
2020-08-05
{nb,soc}/intel: Use get_current_microcode_rev() for ucode version
Subrata Banik
2020-08-05
src: Use space after 'if', 'for'
Elyes HAOUAS
2020-08-05
src: Use space after switch, while
Elyes HAOUAS
2020-08-04
nb/intel/x4x: Define and use `HOST_BRIDGE` macro
Angel Pons
2020-08-04
nb/intel/sandybridge/acpi.c: Add RMRRs after all DRHDs
Angel Pons
2020-08-04
nb/intel/x4x: Remove dead assignments
Angel Pons
2020-08-04
nb/intel/x4x: Refactor `decode_pcie_bar`
Angel Pons
2020-08-04
nb/intel/ironlake/acpi.c: Factor out PCIEXBAR decoding
Angel Pons
2020-08-04
nb/intel/i945: Deduplicate PCIEXBAR decoding
Angel Pons
2020-08-04
nb/intel/i945: Refactor `get_pcie_bar`
Angel Pons
2020-08-04
nb/intel/haswell: Use ASL 2.0 syntax
Angel Pons
2020-08-04
nb/intel/ironlake/acpi/hostbridge.asl: Use ASL 2.0 syntax
Angel Pons
2020-08-04
nb/intel/sandybridge: Update to ASL 2.0 syntax
Angel Pons
2020-08-04
nb/intel/x4x: Change signature of `decode_pciebar`
Angel Pons
2020-08-04
nb/intel/haswell: Deduplicate PCIEXBAR decoding
Angel Pons
2020-08-04
nb/intel/pineview: Refactor `decode_pcie_bar`
Angel Pons
2020-08-04
nb/intel/pineview: Change signature of `decode_pciebar`
Angel Pons
2020-08-04
nb/intel/pineview: Use `MiB` definition
Angel Pons
2020-08-04
nb/intel/pineview: Remove dead assignments
Angel Pons
2020-08-04
nb/intel/gm45: Deduplicate PCIEXBAR decoding
Angel Pons
2020-08-04
nb/intel/gm45/northbridge.c: Use `MiB` definition
Angel Pons
2020-08-04
nb/intel/gm45: Use PCI bitwise ops
Angel Pons
2020-08-04
nb/intel/i440bx: Make ROM area unavailable for MMIO
Keith Hui
2020-08-03
nb/intel/ironlake: Add Generic Non-Core register definitions
Angel Pons
2020-08-03
nb/intel/ironlake: Add Generic Non-Core PCI device definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Physical Layer registers
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Physical Layer device definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Link register definitions
Angel Pons
2020-08-03
nb/intel/ironlake: Add definition for QPI Link PCI device
Angel Pons
2020-08-03
nb/intel/ironlake: Add SAD DRAM register definitions
Angel Pons
2020-08-03
nb/intel/ironlake: Correct PCIEXBAR definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add definition for SAD PCI device
Angel Pons
2020-08-03
nb/intel/ironlake: Drop `D0F0_` prefix from register names
Angel Pons
2020-08-03
nb/intel/ironlake: Rename memory map variables
Angel Pons
2020-08-03
nb/intel/ironlake/raminit.c: Drop unused define
Angel Pons
2020-08-03
nb/intel/ironlake/hostbridge_regs: Drop D0F0_PMBASE
Angel Pons
2020-08-03
nb/intel/ironlake/hostbridge_regs.h: Clean up registers
Angel Pons
2020-08-03
nb/intel/ironlake: Put host bridge registers into its own file
Angel Pons
[next]