summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2013-05-23Intel Sandy Bridge: udelay.c: Change comparison from <= to <Paul Menzel
2013-05-22intel/gm45: Add more debug output to read/write trainingNico Huber
2013-05-22intel/gm45: Handle overflows during DDR3 write trainingNico Huber
2013-05-22intel/gm45: Refactor DDR3 write trainingNico Huber
2013-05-22intel/gm45: Handle overflows during DDR3 read trainingNico Huber
2013-05-22intel/gm45: Refactor DDR3 read trainingNico Huber
2013-05-22intel/gm45: Fix interpretation of VT-d disable bitNico Huber
2013-05-21intel/i5000: Remove unused copy of udelay.cNico Huber
2013-05-10Get rid of a number of __GNUC__ checksStefan Reinauer
2013-05-10northbridge/intel/i5000/udelay.c: Remove unused header `console.h`Paul Menzel
2013-05-10Drop prototype guarding for romccStefan Reinauer
2013-05-08Drop CONFIG_AP_CODE_IN_CARStefan Reinauer
2013-05-08hardwaremain: drop boot_complete parameterStefan Reinauer
2013-05-07haswell: use tsc for udelay()Aaron Durbin
2013-05-01boot: remove cbmem_post_handling()Aaron Durbin
2013-04-18Intel i945: ACPI: Add _OSC methodDenis 'GNUtoo' Carikli
2013-04-16Lenovo ThinkPad X60: Add Native VGA init.Denis 'GNUtoo' Carikli
2013-04-12Revert "siemens/sitemp_g1p1: Make ACPI report the right mmconf region"Nico Huber
2013-04-11Persimmon/Fam14/SB800 DSDT: Split into common areasMike Loptien
2013-04-10siemens/sitemp_g1p1: Make ACPI report the right mmconf regionPatrick Georgi
2013-04-04AMD GX1: Remove useless copied header file `northbridge.h`Paul Menzel
2013-04-03sandybridge: enable ROM cachingAaron Durbin
2013-03-29sandybridge: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-29haswell: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-29x86: add new mtrr implementationAaron Durbin
2013-03-23resources: introduce reserved_ram_resource()Aaron Durbin
2013-03-22haswell: use dynamic cbmemAaron Durbin
2013-03-22coreboot: dynamic cbmem requirementAaron Durbin
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-21haswell/lynxpoint: Use new PCH/PM helper functionsDuncan Laurie
2013-03-21haswell: Drop the device ID check in graphics init pathDuncan Laurie
2013-03-21haswell: add multipurpose SMM memory regionAaron Durbin
2013-03-21haswell: use s3_resume field in romstage_handoffAaron Durbin
2013-03-21haswell: cbmem_get_table_location() implementationAaron Durbin
2013-03-20haswell: drop memory reservation for sandybridge GPU bugDuncan Laurie
2013-03-19AMD Fam15: Add SPD read functions to wrapper codeKimarie Hoot
2013-03-18haswell: move call site of save_mrc_data()Aaron Durbin
2013-03-18haswell: remove unused sys_info structureAaron Durbin
2013-03-18haswell: adjust CAR usageAaron Durbin
2013-03-18haswell: fix ACPI MCFG tableAaron Durbin
2013-03-18haswell: enable caching before SMM initializationAaron Durbin
2013-03-17haswell platforms: restructure romstage mainAaron Durbin
2013-03-17haswell: include TSEG region in cacheable memoryAaron Durbin
2013-03-17i945: Replace some two magic values by defined namesPatrick Georgi
2013-03-16haswell: don't add a 0-sized memory range resourceAaron Durbin
2013-03-15Google Link: Add remaining code to support native graphicsRonald G. Minnich
2013-03-15haswell: Fix BDSM and BGSM indicies in memory mapAaron Durbin
2013-03-15haswell: reserve default SMRAM spaceAaron Durbin
2013-03-15haswell: resource allocationAaron Durbin
2013-03-14haswell: more ULT/LP support and minor tweaksDuncan Laurie
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-20 17:07:44 +0000