summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2020-11-20nb/intel/sandybridge: Rename receive enable functionsAngel Pons
2020-11-20nb/intel/sandybridge: Rework timA minmax codeAngel Pons
2020-11-19nb/intel/sandybridge: Correct some whitespace issuesAngel Pons
2020-11-19nb/intel/sandybridge: Clean up `dram_mr2` functionAngel Pons
2020-11-19nb/intel/sandybridge: Limit SRT to Ivy Bridge and slow RAMAngel Pons
2020-11-19nb/intel/sandybridge: Program MR2 shadow registerAngel Pons
2020-11-19nb/intel/sandybridge: Drop unused `rank` parameterAngel Pons
2020-11-19nb/intel/sandybridge: Relocate `get_ODT` functionAngel Pons
2020-11-19nb/intel/sandybridge: Clean up MR0 compositionAngel Pons
2020-11-19nb/intel/sandybridge: Rewrite magic numbersAngel Pons
2020-11-19nb/intel/sandybridge: Remove now-unnecessary sequence macrosAngel Pons
2020-11-19nb/intel/sandybridge: Create sequence helpersAngel Pons
2020-11-19nb/intel/sandybridge: Extract some IOSAV sequences into macrosAngel Pons
2020-11-19nb/intel/sandybridge: Use arrays to program IOSAVAngel Pons
2020-11-19nb/intel/sandybridge: Move IOSAV functions to separate fileAngel Pons
2020-11-16nb/intel/sandybridge: Clarify some parts of raminitAngel Pons
2020-11-16nb/intel/sandybridge: Fix typo in commentAngel Pons
2020-11-16nb/intel/sandybridge: Retype constantAngel Pons
2020-11-16nb/intel/sandybridge: Drop write_controller_mr() functionAngel Pons
2020-11-16nb/intel/sandybridge: Reduce the scope of get_CWL()Angel Pons
2020-11-16nb/intel/sandybridge: Clarify IOSAV_DATA_CTL_ch usageAngel Pons
2020-11-13mrc_cache: Move code for triggering memory training into mrc_cacheShelley Chen
2020-11-13nb/intel/haswell/acpi: Do not add PEG devices for LPAngel Pons
2020-11-13nb/intel/haswell/acpi: Move PEG and CTDP includes downwardsAngel Pons
2020-11-13nb/intel/haswell/acpi: Merge `haswell.asl` into `hostbridge.asl`Angel Pons
2020-11-13nb/intel/haswell/acpi/hostbridge.asl: Drop unused registersAngel Pons
2020-11-13nb/intel/haswell/acpi/peg.asl: Leverage ASL for DEVENAngel Pons
2020-11-13haswell/lynxpoint: Drop remaining uses of `ISLP` methodAngel Pons
2020-11-09nb/intel/pineview: Fix clearing memoryArthur Heymans
2020-11-04haswell: Add Intel TXT support in romstageAngel Pons
2020-11-04nb/intel/haswell: Place CTDP ASL code in a separate scopeAngel Pons
2020-11-04nb/intel/haswell/acpi: Align with BroadwellAngel Pons
2020-10-31{cpu,nb}/intel/haswell: Drop unnecessary `UL` suffixAngel Pons
2020-10-26src: Include <arch/io.h> when appropriateElyes HAOUAS
2020-10-25nb/intel/haswell/gma.c: Drop unused ChromeOS includeAngel Pons
2020-10-25nb/intel/haswell/gma.c: Drop unused `set_translation_table` functionAngel Pons
2020-10-24nb/intel/haswell/gma.c: Drop space after unary `!`Angel Pons
2020-10-24nb/intel/haswell/gma.c: Move log message to the right placeAngel Pons
2020-10-24nb/intel/haswell/gma.c: Use `config_of` in `gma_setup_panel`Angel Pons
2020-10-24nb/intel/haswell/early_init.c: Remove invalid register writesAngel Pons
2020-10-24nb/intel/haswell/finalize.c: Align with BroadwellAngel Pons
2020-10-24nb/intel/haswell/finalize.c: Align MC locking with BroadwellAngel Pons
2020-10-24nb/intel/haswell/finalize.c: Lock down MC ARB registerAngel Pons
2020-10-24nb/intel/haswell/finalize.c: Lock PCU DDR PTMAngel Pons
2020-10-24nb/intel/haswell/finalize.c: Drop obsolete SA PM lockAngel Pons
2020-10-24nb/intel/haswell/finalize.c: Use PCI register namesAngel Pons
2020-10-24nb/intel/gm45: Clean up header handlingAngel Pons
2020-10-24nb/intel/gm45: Introduce memmap.hAngel Pons
2020-10-24nb/intel/gm45: Add more DMIBAR/EPBAR registersAngel Pons
2020-10-24nb/intel/ironlake: Add more host bridge PCI IDsAngel Pons
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-29 17:37:40 +0000