index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
Age
Commit message (
Expand
)
Author
2017-03-27
nb/intel/sandybridge: Use DIV_ROUND_UP macro to select timings
Arthur Heymans
2017-03-24
nb/intel/i945: Fix SPD dumps
Paul Menzel
2017-03-23
northbridge/via/vx900: transition away from device_t
Antonello Dettori
2017-03-22
nb/intel/i945: Fix errors found by checkpatch.pl
Arthur Heymans
2017-03-21
nb/x4x: Move checkreset before SPD reading
Arthur Heymans
2017-03-21
nb/intel/x4x: Fix issues found by checkpatch.pl
Arthur Heymans
2017-03-18
nb/i945/gma.c: Refactor panel setup
Arthur Heymans
2017-03-10
device/dram/ddr2: Add common ddr2 spd decoder
Patrick Rudolph
2017-03-10
northbridge/intel/i440bx: Align code
Paul Menzel
2017-03-09
AGESA: Fix loop condition for eventlog read
Kyösti Mälkki
2017-03-09
AGESA: Log if memory training result cannot be stored
Kyösti Mälkki
2017-03-08
nb/intel/nehalem/raminit.c: Refine broken comment
Stefan Tauner
2017-03-08
binaryPI platforms: Drop any ACPI S3 support
Kyösti Mälkki
2017-03-08
AGESA fam10: Add missing include
Kyösti Mälkki
2017-03-08
AGESA: Move heap allocator declarations
Kyösti Mälkki
2017-03-07
nb/amd/amdht: Use variable for function name
Paul Menzel
2017-03-07
AGESA: Add agesa_helper.h header
Kyösti Mälkki
2017-03-02
nb/i945: Clean "Programming DLL Timings" function
Elyes HAOUAS
2017-03-02
agesawrapper: Fix endless loop on bettong
Ricardo Ribalda Delgado
2017-03-02
Revert "nb/amd/mct_ddr3: Fix RDIMM training failure on Fam15h"
Daniel Kulesz
2017-03-01
nb/intel/i945: Fix sdram_enhanced_addressing_mode for channel1
Elyes HAOUAS
2017-02-25
nb/amd/amdmct: Remove another currently unused table
Jonathan Neuschäfer
2017-02-24
nb/amd/amdmct: Remove two currently unused tables
Jonathan Neuschäfer
2017-02-22
intel/i945: Fix up whitespace and indentation
Paul Menzel
2017-02-22
nehalem/Kconfig: Rename TRAINING_CACHE_SIZE to MRC_CACHE_SIZE
Arthur Heymans
2017-02-22
nb/intel/nehalem: Clean nehalem.h
Arthur Heymans
2017-02-22
southbridge/amd: Add LPC bridge acpi path for Family14 and SB800
Tobias Diedrich
2017-02-22
nb/i945/raminit.c: Fix dll timings on 945GC
Elyes HAOUAS
2017-02-20
nb/i945/raminit: sdram_set_channel_mode Test if DIMM slot 3 is populated
Elyes HAOUAS
2017-02-17
nb/intel/x4x: Implement resume from S3 suspend
Arthur Heymans
2017-02-17
nb/intel/x4x: Fix raminit on reset path
Arthur Heymans
2017-02-14
nb/i945/gma.c: Remove writes to FIFO Watermark registers
Arthur Heymans
2017-02-12
nb/i945/gma.c: Change name and type of mmiobase in functions argument
Arthur Heymans
2017-02-10
ddr3 spd: move accessor code into lib/spd_bin.c
Patrick Georgi
2017-02-10
ddr3 spd: Rename read_spd_from_cbfs() to read_ddr3_spd_from_cbfs()
Patrick Georgi
2017-02-04
Only show CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM option when implemented
Arthur Heymans
2017-02-04
drivers/intel/gma/vbt: Add Kconfig symbol for SSC ref
Nico Huber
2017-02-04
nb/intel/gm45/igd: Hide IGD while disabling
Patrick Rudolph
2017-01-26
amd/amdht: Fix format security errors
Paul Menzel
2017-01-25
nb/intel/pineview: Make preallocated igd memory a cmos parameter
Arthur Heymans
2017-01-22
nb/x4x/raminit: Fix programming dram timings
Arthur Heymans
2017-01-20
nb/gm45/gma.c: Fix reported Pixel clock
Arthur Heymans
2017-01-19
nb/amd/ddr3: Make the maximum CDD a signed value
Timothy Pearson
2017-01-14
amd/mct: Add default values to highest_rank_count for DDR2
Timothy Pearson
2017-01-12
amd/mct/ddr2: Remove orphaned Tab_TrefT_k variable
Timothy Pearson
2017-01-11
amd/mct/ddr3: Fix unintended sign extension warning
Timothy Pearson
2017-01-11
amd/mct/ddr3: Avoid using uninitialized register address in ECC setup
Timothy Pearson
2017-01-11
nb/i945/raminit.c: Use Makefile.inc instead of '#include rcven.c'
Arthur Heymans
2017-01-11
amd/mct/ddr3: Free malloced resources in failure branches
Timothy Pearson
2017-01-11
amd/mct/ddr3: Rework memory speed to clock value conversion logic
Timothy Pearson
[next]