summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2013-07-16AMD Fam15tn: Split DSDT into common sectionsSteve Goodrich
2013-07-11Set PCI bus operations at buildtime for ramstageKyösti Mälkki
2013-07-10usbdebug: Move ehci_debug_info allocationKyösti Mälkki
2013-07-10Rename hardwaremain() to main()Stefan Reinauer
2013-07-10FUI: reorganize include filesRonald G. Minnich
2013-07-10Drop some duplicates of PCI-e config functionsKyösti Mälkki
2013-07-10Fix MMCONF_SUPPORT_DEFAULT for ramstageKyösti Mälkki
2013-07-09fox_wtm2: First step support for coreboot-based graphics startupRonald G. Minnich
2013-07-09FOX_WTM2: First pass at FUI.Ronald G. Minnich
2013-07-04intel/i5000: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-04Move select MMCONF_SUPPORT under northbridge (fix)Kyösti Mälkki
2013-07-04intel/i945: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-04intel/sandybridge intel/ivybridge: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-03Move select MMCONF_SUPPORT under northbridgeKyösti Mälkki
2013-07-02Intel GM45, 945, Sandy Bridge: Unify `delay.c` and `udelay.c`Paul Menzel
2013-07-02Make setting MAX_PIRQ_LINKs depend on NORTHBRIDGE_VIA_VX900Dave Frodin
2013-06-28amd/cimx/rd890/amd.h: Eliminate redefinition of NULLBruce Griffith
2013-06-28amd/agesa/family15/northbridge.c: Delete unused variableBruce Griffith
2013-06-28Add support to enable/disable builtin GbE (again)Stefan Reinauer
2013-06-27Revert "Add support to enable/disable builtin GbE"Kyösti Mälkki
2013-06-25Vortex86EX northbridge.c : Remove Vortex86DX PCI N/B related code.Andrew Wu
2013-06-25intel/sch: Use MMCONF_BASE_ADDRESSKyösti Mälkki
2013-06-24AMD: Drop empty root_complexKyösti Mälkki
2013-06-24AMD Fam15tn: Add support for AGESA runtime allocation in CBMEMRudolf Marek
2013-06-24AMD Fam15tn: Add IOMMU BAR allocation to northbridgeRudolf Marek
2013-06-22intel/sandybridge: Locate CBMEM TOC early in ramstageKyösti Mälkki
2013-06-22Add support for DMP Vortex86EX PCI northbridge.Andrew Wu
2013-06-21Add support to enable/disable builtin GbEStefan Reinauer
2013-06-20sandybridge: Store MRC cache in CBFSPatrick Georgi
2013-06-13AMD: Kconfig cleanupKyösti Mälkki
2013-06-10VX900: Use MIN/MAX from stdlib.h instead of redefining themAlexandru Gagniuc
2013-06-10VIA VX900: Add minimal ramstage needed to boot linuxAlexandru Gagniuc
2013-06-10VX900: Add DDR3 initializationAlexandru Gagniuc
2013-06-10VX900: Add support for early romstageAlexandru Gagniuc
2013-06-07i945: Add Display defines for int15h handler.Denis 'GNUtoo' Carikli
2013-06-05Intel 945: Select LAPIC_MONOTONIC_TIMER for X86EMU_DEBUG_TIMINGSDenis 'GNUtoo' Carikli
2013-06-04Move the MARK_GRAPHICS_MEM_WRCOMB to x86 architectureRonald G. Minnich
2013-06-04AMD Northbridge LX: get rid of #include "northbridge/amd/lx/raminit.c"Christian Gmeiner
2013-06-04AMD Northbridge LX: convert spd_read_byte() to non-static versionChristian Gmeiner
2013-06-04AMD Northbridge LX: rename get_systop() to get_top_of_ram()Christian Gmeiner
2013-06-04AMD Northbridge LX: include northbridge.h in raminit.cChristian Gmeiner
2013-06-04AMD Northbridge LX: make GeodeLinkSpeed() function prototype non-staticChristian Gmeiner
2013-06-04AMD Northbridge LX: add some missing includesChristian Gmeiner
2013-06-04AMD Northbridge LX: make sdram_* function prototypes non-staticChristian Gmeiner
2013-06-04AMD Fam 15tn: Use all memory on systems with more than 4 GBSiyuan Wang
2013-06-03haswell: fix overflow handling TOUUDAaron Durbin
2013-06-03northbridge/amd/amdmct: Use `static const` instead of `const static`Paul Menzel
2013-05-25Intel GM45, 945, SNB: Move `multiply_to_tsc()` to `tsc.h`Ronald G. Minnich
2013-05-23Intel Sandy Bridge: udelay.c: Change comparison from <= to <Paul Menzel
2013-05-22intel/gm45: Add more debug output to read/write trainingNico Huber