summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2018-11-16src: Remove unneeded include <lib.h>Elyes HAOUAS
2018-11-16src: Remove unneeded include <console/console.h>Elyes HAOUAS
2018-11-16src: Get rid of duplicated includesElyes HAOUAS
2018-11-16src: Remove unneeded include <pc80/keyboard.h>Elyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-11-09intel/i945: add timestamps in romstagePatrick Georgi
2018-11-08nb/amd/amdmct/mct_ddr3: Replace MTRR addresses with macrosElyes HAOUAS
2018-11-08src: Replace common MSR addresses with macrosElyes HAOUAS
2018-11-08nb/intel/gm45: Use macro instead of magic numberElyes HAOUAS
2018-11-05nb/intel/x4x/raminit: Add missing spaceJonathan Neuschäfer
2018-11-05amd/mtrr: Fix IORR MTRRElyes HAOUAS
2018-11-05amd: Fix non-local header treated as localElyes HAOUAS
2018-11-05nb/intel/i945: Remove irrelevant conditional statementElyes HAOUAS
2018-11-02nb/intel/haswell: Consolidate memory controller PCI driver structsTristan Corrick
2018-11-01nb/intel/haswell/gma: Support boards that have DDI E connectedTristan Corrick
2018-11-01sb/intel/lynxpoint: Automatically generate the ACPI PCI routing tableTristan Corrick
2018-11-01nb/intel/haswell: Add a PCI ID for a Mini-HD audio controllerTristan Corrick
2018-11-01nb/intel/haswell: Add a PCI ID for a desktop memory controllerTristan Corrick
2018-11-01src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-31reset: Finalize move to new APINico Huber
2018-10-30{cpu,drivers,nb,sb}/amd: Replace {MSR,MTRR} addresses with macrosElyes HAOUAS
2018-10-30src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-24nb/intel/*: Use 2M TSEG instead of 8M on pre-arrandale hardwareArthur Heymans
2018-10-24nb/intel/*: Account for cbmem_top alignmentArthur Heymans
2018-10-24nb/intel/i945: Fix domain resourcesArthur Heymans
2018-10-23src: Remove unneeded whitespaceElyes HAOUAS
2018-10-23src: Typo fix (cosmetic)Peter Lemenkov
2018-10-22sb/amd/cimx/sb[89]00: Use CF9 resetNico Huber
2018-10-22nb/via/vx900: Use CF9 resetNico Huber
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-10-19nb/intel/nehalem: Remove unneeded whitespaceElyes HAOUAS
2018-10-18cpu/amd: Use common AMD's MSRElyes HAOUAS
2018-10-15nb/intel/x4x: Fix P45 CAPID max frequencyArthur Heymans
2018-10-15nb/intel/x4x: Program read training results to all ranksArthur Heymans
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-10-11src: Replace MSR addresses with macrosElyes HAOUAS
2018-10-11selfboot: remove bounce buffersRonald G. Minnich
2018-10-08Move compiler.h to commonlibNico Huber
2018-10-08src: Use tabs for indentationElyes HAOUAS
2018-10-08nb/intel/{gm45,i945,pineview}: Use macro instead of GGC addressElyes HAOUAS
2018-09-28src/*: normalize Google copyright headersPatrick Georgi
2018-09-25northbridge: Use 'unsigned int' to bare use of 'unsigned'Elyes HAOUAS
2018-09-21nb/via/vx900: Get rid of device_tElyes HAOUAS
2018-09-20nb/amd/pi/00730F01: use MMIO and performance counters from AGESAPiotr Król
2018-09-18nb/amd/pi/00730F01: Don't use device_t in ramstageElyes HAOUAS
2018-09-16nb/intel/x4x: Don't use cached settings if CPU FSB has been changedArthur Heymans
2018-09-15nb/amd/pi/00730F01: Add initial native IVRS supportTimothy Pearson
2018-09-15nb/amd/pi/00730F01: Initialize IOMMU deviceKyösti Mälkki
2018-09-14nb/intel/sandybridge: Don't add SMBIOS Table 17 entries on resumeNico Huber
2018-09-14complier.h: add __always_inline and use it in code baseAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-28 20:39:20 +0000