summaryrefslogtreecommitdiff
path: root/src/soc/cavium/cn81xx/soc.c
AgeCommit message (Expand)Author
2019-02-22drivers/cavium: Add UART PCI driverPatrick Rudolph
2019-02-05bootmem: add new memory type for BL31Ting Shen
2018-11-16src: Get rid of duplicated includesElyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-10-10soc/cavium: dynamic UART initialization for cavium cn8100Jens Drenhaus
2018-09-18soc/cavium/cn81xx: Don't use device_t in ramstageElyes HAOUAS
2018-08-24soc/cavium/cn81xx: Don't directly manipulate devicetree dataPatrick Rudolph
2018-08-24device_tree/fit: Constify data structuresPatrick Rudolph
2018-08-10soc/cavium/cn81xx: Fix minor thingsPatrick Rudolph
2018-08-10[HACK]cavium/cn81xx/soc: Don't advertise CAR area as usablePatrick Rudolph
2018-07-30soc/cavium/cn81xx: Use ATF from blobs repoPatrick Rudolph
2018-07-23soc/cavium: Apply additional devicetree fixupsPatrick Rudolph
2018-07-19soc/cavium: Add PCI supportPatrick Rudolph
2018-07-10soc/cavium: Add secondary CPU supportPatrick Rudolph
2018-07-10cavium: Add CN81xx SoC and eval board supportDavid Hendricks
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 07:52:07 +0000