index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
imgtec
/
pistachio
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-22
linking: link bootblock.elf with .data and .bss sections again
Aaron Durbin
2015-06-12
pistachio: add DDR3 initialization code
Ionela Voinescu
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-29
kbuild: automatically include SOCs
Stefan Reinauer
2015-04-17
pistachio: add DDR2 initialization code
Ionela Voinescu
2015-04-14
urara: Configure clocks and MFIOs
Ionela Voinescu
2015-04-09
pistachio: add SOC descriptor
Vadim Bendebury
2015-04-09
pistachio: implement timer support
Vadim Bendebury
2015-04-07
pistachio: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-04-06
New mechanism to define SRAM/memory map with automatic bounds checking
Julius Werner
2015-03-30
imgtec/pistachio: Bring uart driver to modern standards
Patrick Georgi
2015-03-27
soc/imgtec/pistachio: Add IMGTEC SPI controller driver
Ionela Voinescu
2015-03-27
urara: use proper SOC name
Vadim Bendebury