index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
imgtec
/
pistachio
Age
Commit message (
Expand
)
Author
2017-09-23
mb/*/*: Remove rtc nvram configurable baud rate
Arthur Heymans
2017-06-13
Consolidate reset API, add generic reset_prepare mechanism
Julius Werner
2017-06-07
spi: Remove unused/unnecessary spi_init function definitions
Furquan Shaikh
2017-05-24
soc/imgtec/pistachio: Move spi driver to use spi_bus_map
Furquan Shaikh
2017-05-05
drivers/spi: Re-factor spi_crop_chunk
Furquan Shaikh
2016-12-23
spi: Get rid of SPI_ATOMIC_SEQUENCING
Furquan Shaikh
2016-12-05
spi: Define and use spi_ctrlr structure
Furquan Shaikh
2016-12-05
spi: Pass pointer to spi_slave structure in spi_setup_slave
Furquan Shaikh
2016-12-05
spi: Fix parameter types for spi functions
Furquan Shaikh
2016-11-22
spi: Get rid of max_transfer_size parameter in spi_slave structure
Furquan Shaikh
2016-11-22
spi: Clean up SPI flash driver interface
Furquan Shaikh
2016-05-09
drivers/uart: Use uart_platform_refclk for all UART models
Lee Leahy
2016-04-21
imgtec/pistachio: Fix memlayout ASSERT with new binutils
Stefan Reinauer
2016-02-22
urara: Increase bootblock size
Julius Werner
2016-02-12
tegra132/pistachio: Increase romstage size in memlayout.ld
Julius Werner
2015-12-31
imgtec/pistachio: disable default RPU gate register values
Ionela Voinescu
2015-12-31
imgtec/pistachio: memlayout: update GRAM size
Ionela Voinescu
2015-12-31
imgtec/pistachio: I2C: fix base address for I2C clock setup
Ionela Voinescu
2015-12-31
imgtec/pistachio: identity map SOC registers region
Ionela Voinescu
2015-12-31
imgtec/pistachio: Add SOC_REGISTERS memory region
Ionela Voinescu
2015-12-31
imgtec/pistachio: Use SYS PLL in integer mode
Ionela Voinescu
2015-12-29
mips: add coherency argument to identity mapping
Ionela Voinescu
2015-12-27
mainboard/google/urara: change SYS PLL to 700MHz
Ionela Voinescu
2015-12-21
imgtec/pistachio: DDR2, DDR3: DLL reset set
Ionela Voinescu
2015-12-21
imgtec/pistachio: DDR2, DDR3: DQS gate early
Ionela Voinescu
2015-12-21
imgtec/pistachio: increase CBFS cache
Ionela Voinescu
2015-12-17
Drop src/cpu/ indirection for MIPS
Stefan Reinauer
2015-12-17
soc/imgtec/pistachio: add implementation for system reset
Ionela Voinescu
2015-12-17
soc/imgtec/pistachio: Implement hard_reset()
Stefan Reinauer
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-22
linking: link bootblock.elf with .data and .bss sections again
Aaron Durbin
2015-09-09
verstage: use common program.ld for linking
Aaron Durbin
2015-08-31
imgtec/pistachio: remove timestamp_get() implementation
Aaron Durbin
2015-08-09
imgtech/pistacho: Add vboot2 memory region
Patrick Georgi
2015-06-24
Remove address from GPLv2 headers
Patrick Georgi
2015-06-21
Remove old HAVE_UART_MEMORY_MAPPED select statements
Martin Roth
2015-06-12
pistachio: add DDR3 initialization code
Ionela Voinescu
2015-06-12
pistachio: Use passive windowing as DQS gating scheme
Ionela Voinescu
2015-06-10
pistachio: sort included header files
Ionela Voinescu
2015-06-10
pistachio: initialize cbmem area to be empty
Ionela Voinescu
2015-06-09
pistachio: increase romstage size
Ionela Voinescu
2015-06-02
Revert "pistashio: bump up romstage size"
Aaron Durbin
2015-05-26
pistashio: bump up romstage size
Aaron Durbin
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-05-19
Remove Kconfig variable that has no effect
Patrick Georgi
2015-05-07
imgtec/pistachio: Add comment on the unusual memory layout
Patrick Georgi
2015-04-30
imgtech/pistachio: Give some more space to the bootblock
Patrick Georgi
2015-04-29
kbuild: automatically include SOCs
Stefan Reinauer
2015-04-22
imgtec/pistachio: DDR reads return to controller with no bubbles
Ionela Voinescu
2015-04-22
imgtec/pistachio: DDR row/bank/column mapping
Ionela Voinescu
[next]