summaryrefslogtreecommitdiff
path: root/src/soc/imgtec
AgeCommit message (Expand)Author
2015-05-07imgtec/pistachio: Add comment on the unusual memory layoutPatrick Georgi
2015-04-30imgtech/pistachio: Give some more space to the bootblockPatrick Georgi
2015-04-29kbuild: automatically include SOCsStefan Reinauer
2015-04-22imgtec/pistachio: DDR reads return to controller with no bubblesIonela Voinescu
2015-04-22imgtec/pistachio: DDR row/bank/column mappingIonela Voinescu
2015-04-22soc: select generic gpio lib on (almost) all non-x86 SOCsStefan Reinauer
2015-04-22imgtec/pistachio: increase RAM CBFS cache sizeVadim Bendebury
2015-04-21pistachio: Remove 50% DDR bandwidth restrictionIonela Voinescu
2015-04-21pistachio: Decrease DDR ODT from 75R to 50RIonela Voinescu
2015-04-21pistachio: clean DDR2 initialization codeIonela Voinescu
2015-04-21pistachio: add clock setup for all I2C interfacesIonela Voinescu
2015-04-21urara: Identity map DRAM/SRAMAndrew Bresticker
2015-04-21imgtec/pistachio: Add spi_crop_chunk()Patrick Georgi
2015-04-17pistachio: Move console UART to a Kconfig variableDavid Hendricks
2015-04-17pistachio: add DDR2 initialization codeIonela Voinescu
2015-04-17pistachio: report UART register widthVadim Bendebury
2015-04-17uart: pass register width in the coreboot tableVadim Bendebury
2015-04-14pistachio: implement clock setup for I2C0Ionela Voinescu
2015-04-14pistachio: Fix ROM clock base addressIonela Voinescu
2015-04-14urara: add clock setup for MIPS CPU, ROM and EthernetIonela Voinescu
2015-04-14pistachio: fix clocks setup codeIonela Voinescu
2015-04-14pistachio: Use 1.8433179 MHz for UART refclkDavid Hendricks
2015-04-14pistachio: increase size of bootblock to 18 KBIonela Voinescu
2015-04-14pistachio: change memory layout as to allow bigger CBFS cacheIonela Voinescu
2015-04-14pistachio: spi: use same clock edge for RX and TXIonela Voinescu
2015-04-14urara: Configure clocks and MFIOsIonela Voinescu
2015-04-14CBFS: Automate ROM image layout and remove hardcoded offsetsJulius Werner
2015-04-13spi: support controllers with limited transfer size capabilitiesVadim Bendebury
2015-04-13urara: add support for DMA coherent memory areaIonela Voinescu
2015-04-13pistachio: increase the size of romstage to 36KIonela Voinescu
2015-04-09pistachio: add timer frequency for SOC; correct platform IDIonela Voinescu
2015-04-09pistachio: add SOC descriptorVadim Bendebury
2015-04-09pistachio: modify memory layoutVadim Bendebury
2015-04-09pistachio: set correct CBMEM top addressVadim Bendebury
2015-04-09pistachio: allow more room for bootblockVadim Bendebury
2015-04-09pistachio: implement timer supportVadim Bendebury
2015-04-07pistachio: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-04-07kconfig: drop intermittend forwarder filesStefan Reinauer
2015-04-06New mechanism to define SRAM/memory map with automatic bounds checkingJulius Werner
2015-04-02pistachio: add gpio type definitionVadim Bendebury
2015-04-02urara: Fix CBFS header definitionsVadim Bendebury
2015-03-30imgtec/pistachio: Bring uart driver to modern standardsPatrick Georgi
2015-03-28pistachio: don't open code ramstage loadingAaron Durbin
2015-03-27soc/imgtec/pistachio: Add IMGTEC SPI controller driverIonela Voinescu
2015-03-27urara: use proper SOC nameVadim Bendebury
2015-03-23mips: fix bootblock stack definitionsVadim Bendebury
2015-03-23danube: Use the generic timer interfaceVadim Bendebury
2015-03-23danube: use SOC specific rom stage codeVadim Bendebury
2015-03-21danube: prepare SOC directory for uraraVadim Bendebury
2015-03-21imgtec/danube: Add support for ImgTec Danube SoCPaul Burton
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 07:26:28 +0000