coreboot - Some coreboot project code with my work

Age	Commit message (Expand)	Author
2021-05-06	soc/intel/alderlake: Add CrashLog implementation for Intel ADL	Francois Toguo
2021-04-23	soc/intel/alderlake: Add DPTF HIDs for Alder Lake SoC	Sumeet R Pawnikar
2021-03-30	soc/intel/alderlake: Enable logging of wake sources for S0ix	Sugnan Prabhu S
2021-03-03	soc/intel: Factor out common smmrelocate.c	Angel Pons
2021-03-01	soc/intel: Drop `bootblock_cpu_init()` function	Angel Pons
2021-02-24	soc/intel/alderlake: Add soc_get_xhci_usb_info() for elog support	Tim Wawrzynczak
2021-01-18	soc/intel/alderlake: Update PCH and CPU PCIe RP table	Eric Lai
2020-10-03	soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage	Subrata Banik
2020-09-27	soc/intel/alderlake: Add GPIOs for Alder Lake SOC	Subrata Banik
2020-09-15	soc/intel/alderlake/romstage: Do initial SoC commit till romstage	Subrata Banik
2020-09-05	soc/intel/alderlake/bootblock: Do initial SoC commit till bootblock	Subrata Banik