index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
apollolake
/
car.c
Age
Commit message (
Expand
)
Author
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-06
treewide: replace GPLv2 long form headers with SPDX header
Patrick Georgi
2020-05-06
treewide: Move "is part of the coreboot project" line in its own comment
Patrick Georgi
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2018-11-12
src: Remove unneeded include "{arch,cpu}/cpu.h"
Elyes HAOUAS
2018-04-09
soc/intel/{apl,glk}: Move flush_l1d_to_l2 function to common location
Naresh G Solanki
2017-06-09
soc/intel/apollolake: Use CPU common library code
Barnali Sarkar
2017-03-13
soc/intel/apollolake: Fix parenthesis issues
Lee Leahy
2016-12-02
soc/intel/apollolake: Drop privilege level to IA_UNTRUSTED
Andrey Petrov
2016-04-22
soc/intel/apollolake: Flush L1D to L2 only if loaded segment is in CAR
Furquan Shaikh
2016-04-14
soc/intel: Update license headers
Martin Roth
2016-04-02
soc/intel/apollolake: use platform_segment_loaded() for CAR coherency
Aaron Durbin
2016-04-02
soc/intel/apollolake: use arch_segment_loaded() for CAR code coherency
Aaron Durbin
2016-04-02
soc/intel/apollolake: use CAR code coherency for all CAR stages
Aaron Durbin