summaryrefslogtreecommitdiff
path: root/src/soc/intel/apollolake
AgeCommit message (Expand)Author
2016-05-13soc/intel/apollolake: provide common LPDDR4 memory initAaron Durbin
2016-05-13soc/intel/apollolake: implement common gpio APIAaron Durbin
2016-05-12soc/intel/apollolake: use common FADT infrastructureAaron Durbin
2016-05-12soc/apollolake: Handle non-standard ACPI BAR in PMC deviceAlexandru Gagniuc
2016-05-12soc/intel/apollolake: Write LB_FRAMEBUFFER table when appropriateAlexandru Gagniuc
2016-05-12soc/apollolake/uart.c: Do not NOOP .set_resources() and friendsAlexandru Gagniuc
2016-05-10soc/intel/apollolake: remove errant semicolonAaron Durbin
2016-05-09soc/intel/apollolake: Select no stage caching for resumeFurquan Shaikh
2016-05-09drivers/uart: Use uart_platform_refclk for all UART modelsLee Leahy
2016-05-09soc/apollolake/pmutil: Get PMC base address dynamicallyAlexandru Gagniuc
2016-05-09xip: Do not pass --xip for early stages if CAR supports code executionFurquan Shaikh
2016-05-06soc/apollolake/lpc: Allow configuring SERIRQ via devicetreeAlexandru Gagniuc
2016-05-06soc/apollolake/lpc_lib: Add utility to configure LPC padsAlexandru Gagniuc
2016-05-06soc/apollolake/lpc: Open I/O to LPC based on resource allocationAlexandru Gagniuc
2016-05-06Revert "soc/intel/apollolake: Enable LPC bus interface"Alexandru Gagniuc
2016-05-06soc/intel/apollolake: fix incorrect bdsm -> tolud memory resourcesAaron Durbin
2016-05-06soc/intel: indicate to build system that XIP_ROM_SIZE isn't usedAaron Durbin
2016-05-06soc/intel/apollolake: convert to using common MP initAaron Durbin
2016-05-06soc/intel/apollolake: Correct PCI write size in romstageFurquan Shaikh
2016-05-04soc/apollolake: Set BootMode based on previous sleep stateRavi Sarawadi
2016-05-04soc/apollolake/romstage: Do not cast const to non-const pointersAlexandru Gagniuc
2016-05-02cpu/x86/mp_init: remove unused callback argumentsAaron Durbin
2016-04-30soc/apollolake: Prevent PMC BAR reassignment during resource allocationHannah Williams
2016-04-29soc/intel/apollolake: clarify Fast SPI CS2 pad configurationAaron Durbin
2016-04-28soc/intel/apollolake: Add handling of GNVS ACPI entry for CHROMEOS buildsLance Zhao
2016-04-28soc/intel/apollolake: Add GPIO devicesZhao, Lijian
2016-04-28soc/intel/apollolake: Add cache for BIOS ROMAndrey Petrov
2016-04-28soc/intel/apollolake: Enable LPC bus interfaceAndrey Petrov
2016-04-28soc/intel/apollolake: Enable RAM cache for cbmem region in ramstageAndrey Petrov
2016-04-28soc/intel/apollolake: Fix northbridge _crs scopeZhao, Lijian
2016-04-28soc/intel/apollolake: Configure a GPIO for TPM in bootblockAndrey Petrov
2016-04-28soc/intel/apollolake: Avoid marking 0xe0000-0xfffff region usableAndrey Petrov
2016-04-28soc/intel/apollolake: Actually include ACPI PCI IRQ definitionsAndrey Petrov
2016-04-22soc/intel/apollolake: Flush L1D to L2 only if loaded segment is in CARFurquan Shaikh
2016-04-21soc/intel/apollolake: Set default memory type to uncacheableFurquan Shaikh
2016-04-20soc/intel/apollolake: add definitions for direct IRQBora Guvendik
2016-04-20mainboard/amenia: add the inital files for amenia boardZhao, Lijian
2016-04-20soc/intel/apollolake: configure interrupt trigger modeJagadish Krishnamoorthy
2016-04-18soc/intel/apollolake: Do not re-save BIST resultFurquan Shaikh
2016-04-16intel/apollolake: Fix whitespace issuesMartin Roth
2016-04-15intel/apollolake: Fix logic errorPatrick Georgi
2016-04-15soc/apollolake: Add helper functions to access Power Management RegistersHannah Williams
2016-04-15soc/intel/apollolake: Fix northbridge _CRSZhao, Lijian
2016-04-14soc/apollolake: Add ACPI platform sleep capabilityHannah Williams
2016-04-14soc/intel: Update license headersMartin Roth
2016-04-13soc/intel/apollolake: Add tsc_freq.c to all the stagesAndrey Petrov
2016-04-13soc/intel/apollolake: Update platform-specific FSP headersAndrey Petrov
2016-04-13soc/intel/apollolake: Reserve IMRs (Isolated Memory Regions)Andrey Petrov
2016-04-13soc/intel/apollolake: logically group PMC BAR programmingAaron Durbin
2016-04-11soc/intel/apollolake: Fill _PRT entry in DSDTZhao, Lijian