coreboot - Some coreboot project code with my work

Age	Commit message (Expand)	Author
2020-05-01	soc/intel/baytrail: Fix 16-bit read/write PCI_COMMAND register	Elyes HAOUAS
2020-04-06	soc/intel/baytrail: Use SPDX for GPL-2.0-only files	Angel Pons
2020-04-05	Drop explicit NULL initializations from `device_operations`	Elyes HAOUAS
2020-03-18	soc: Remove copyright notices	Patrick Georgi
2019-07-18	soc/intel: Use config_of()	Kyösti Mälkki
2019-03-04	arch/io.h: Drop unnecessary include	Kyösti Mälkki
2018-05-24	soc/intel/baytrail: Get rid of device_t	Elyes HAOUAS
2015-10-31	tree: drop last paragraph of GPL copyright header	Patrick Georgi
2015-05-21	Remove address from GPLv2 headers	Patrick Georgi
2015-04-07	baytrail: Change all SoC headers to <soc/headername.h> system	Julius Werner
2014-05-12	baytrail: Put devices in ACPI mode after setup	Duncan Laurie
2014-05-10	baytrail: utilize reg_script_run_on_dev()	Aaron Durbin
2014-05-10	baytrail: Add support for LPSS and SCC devices in ACPI mode	Duncan Laurie
2014-05-07	baytrail: first pass at lpss device initialization	Aaron Durbin