summaryrefslogtreecommitdiff
path: root/src/soc/intel/braswell/Kconfig
AgeCommit message (Expand)Author
2019-01-10Untangle CBFS microcode updatesNico Huber
2018-12-30arch/x86: Use a common timestamp.inc with romcc bootblocksKyösti Mälkki
2018-12-24soc/intel/*: Select SUPPORT_CPU_UCODE_IN_CBFS only onceArthur Heymans
2018-11-21soc/intel/braswell: Disable OS use of HPETFrans Hendriks
2018-11-16soc/intel/braswell: add vmx support via CPU_INTEL_COMMONMatt DeVillier
2018-10-22intel: Use CF9 reset (part 2)Patrick Rudolph
2018-09-13src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner
2018-08-13soc/intel/braswell/Kconfig: Clean up redefined config optionsArthur Heymans
2018-06-06arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki
2018-03-30soc/intel/common/opregion: Get rid of opregion.cPatrick Rudolph
2017-09-30soc/intel/braswell/acpi: Clean OpRegion upPatrick Rudolph
2017-08-25soc/intel/braswell: select GENERIC_GPIO_LIBMatt DeVillier
2017-08-03soc/intel/braswell/Kconfig: select RELOCATABLE_RAMSTAGEMatt DeVillier
2017-06-16soc/intel/braswell: Hide some Kconfig options in menuconfigArthur Heymans
2017-06-08fsp/gop: Add running the GOP to the choice of gfx initNico Huber
2017-03-28vboot: Select SoC-specific configuration for all Chrome OS boardsJulius Werner
2016-12-07MMCONF_SUPPORT: Flip default to enabledKyösti Mälkki
2016-11-22Remove explicit select MMCONF_SUPPORTKyösti Mälkki
2016-11-08intel car: Remove references to DCACHE_RAM_ROMSTACK_SIZEKyösti Mälkki
2016-08-19Kconfig: introduce writable boot device notionAaron Durbin
2016-08-08chromeos chipsets: select RTC usageAaron Durbin
2016-07-31src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS
2016-07-15soc/intel/braswell: use common Intel ACPI hardware definitionsAaron Durbin
2016-05-06soc/intel: indicate to build system that XIP_ROM_SIZE isn't usedAaron Durbin
2016-05-04cpu/x86: remove BACKUP_DEFAULT_SMM_REGION optionAaron Durbin
2016-02-12timestamp: Remove HAS_PRECBMEM_TIMESTAMP_REGION KconfigJulius Werner
2016-01-28Braswell: Separate L1 Sub State init procedure for boards.Kenji Chen
2016-01-07intel/braswell: Disable IFD & ME by default so abuild can buildMartin Roth
2015-10-27FSP1_1: Always use common codeLee Leahy
2015-10-27FSP 1.1: Move common FSP codeLee Leahy
2015-10-05Add EM100 'hyper term' spi console support in ramstage & smmMartin Roth
2015-09-17braswell: Switch to using common ACPI _SWS codeDuncan Laurie
2015-09-16Move final Intel chipsets with ME to intel/common/firmwareMartin Roth
2015-09-09x86: bootblock: remove linking and program flow from build systemAaron Durbin
2015-08-31soc/intel: Fix dependency of CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEMAlexandru Gagniuc
2015-08-31soc/intel/braswell/Kconfig: Remove ENABLE_MRC_CACHE KconfigAlexandru Gagniuc
2015-08-29intel/braswell: remove CBFS_SIZE option in SoC directoryAaron Durbin
2015-07-06Braswell: Update to end of June.Lee Leahy
2015-07-04Kconfig: Fix references to obsolete symbolsMartin Roth
2015-06-25Braswell: Add Braswell SOC supportLee Leahy
2015-06-24Kconfig: Get rid of obsolete symbolsMartin Roth
2015-06-23Kconfig: Move CBFS_SIZE into Mainboard menuMartin Roth
2015-05-28smm: Merge configs SMM_MODULES and SMM_TSEGVladimir Serbinenko
2015-05-23Braswell: Use Baytrail as Comparison BaseLee Leahy