summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/include
AgeCommit message (Expand)Author
2016-12-07soc/broadwell: set EM4/EM5 registers based on cdclkMatt DeVillier
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-15soc/intel/broadwell: use common Intel ACPI hardware definitionsAaron Durbin
2016-05-06soc/intel/broadwell: convert to using common MP and SMM initAaron Durbin
2015-12-27broadwell: Fix SATA Gen3 DTLE configuration registersDuncan Laurie
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-15cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc
2015-09-22coreboot: introduce commonlibAaron Durbin
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-18broadwell: Set C9/C10 vccminDuncan Laurie
2015-04-18broadwell: add ROM stage pre console init call backWenkai Du
2015-04-15broadwell: Fixes for _SWS supportDuncan Laurie
2015-04-15broadwell: Clean up ME device and add new ME10 flowDuncan Laurie
2015-04-14broadwell: Remove TPM device from lpc.aslDuncan Laurie
2015-04-10broadwell: Correct XHCI offset for USB 3.0 portsJulius Werner
2015-04-10broadwell: Add function to apply PRR to a range of SPI flashDuncan Laurie
2015-04-10broadwell: Update SATA Gen3 TX adjustment registersDuncan Laurie
2015-04-10broadwell: Add support for ACPI \_GPE._SWSDuncan Laurie
2015-04-07broadwell: Change all SoC headers to <soc/headername.h> systemJulius Werner
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-29 06:14:21 +0000