summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell/romstage
AgeCommit message (Expand)Author
2015-06-08Remove empty lines at end of fileElyes HAOUAS
2015-06-02cbfs: new API and better program loadingAaron Durbin
2015-05-27Move TPM code out of chromeosVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-30chromeos: Add missing headersPatrick Georgi
2015-04-22coreboot: common stage cacheAaron Durbin
2015-04-21broadwell: Implement Recovery ButtonRyan Lin
2015-04-18broadwell: add ROM stage pre console init call backWenkai Du
2015-04-10broadwell: Fix PCIe ports programming sequences to enable HSIOPCWenkai Du
2015-04-08console: fix Kconfig usesPatrick Georgi
2015-04-07broadwell: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-04-04Broadwell: Pass TSC value to romstage_mainLee Leahy
2015-04-02Broadwell: Reg_Script: add END tag to array "smbus_init_script"Ryan Lin
2015-04-02broadwell: Add reporting of broadwell MCH revisionDuncan Laurie
2015-04-02broadwell: Change CPUID 306D4 to report "E0 or F0"Duncan Laurie
2015-04-01cbfs: correct types used for accessing filesAaron Durbin
2015-03-27broadwell: add support for smbios type17 in broadwellKane Chen
2015-03-27broadwell: Read and save HSIO version from ME in romstageDuncan Laurie
2015-03-27broadwell: Fix TCO register size and event reportingDuncan Laurie
2015-01-14baytrail broadwell: Use timestamps internal stashKyösti Mälkki
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-12-31broadwell: Preparations for buildingMarc Jones
2014-12-08intel/broadwell: Spelling fixesMartin Roth
2014-12-02Replace hlt with halt()Patrick Georgi
2014-10-22broadwell: ACPI, romstage, and other updatesDuncan Laurie
2014-10-22broadwell: add new intel SOCDuncan Laurie