summaryrefslogtreecommitdiff
path: root/src/soc/intel/broadwell
AgeCommit message (Expand)Author
2015-01-27vboot2: add verstageStefan Reinauer
2015-01-14baytrail broadwell: Use timestamps internal stashKyösti Mälkki
2015-01-12soc/intel/broadwell/me.c: Prevent unused function warningEdward O'Callaghan
2015-01-12soc/intel/broadwell/spi_loading.c: Remove dead codeEdward O'Callaghan
2015-01-06broadwell: Use correct include file for console functionsStefan Reinauer
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-12-31broadwell: Preparations for buildingMarc Jones
2014-12-28intel baytrail broadwell: Include microcode updatesKyösti Mälkki
2014-12-16Intel FSP: Move to DYNAMIC_CBMEMKyösti Mälkki
2014-12-08intel/broadwell: Spelling fixesMartin Roth
2014-12-02Replace hlt with halt()Patrick Georgi
2014-11-30Replace hlt() loops with halt()Patrick Georgi
2014-11-28ACPI: Remove CBMEM TOC from GNVSKyösti Mälkki
2014-11-25intel: Remove IRQ1 from possible PIRQ assignemnt.Vladimir Serbinenko
2014-11-19broadwell: move to per-device ACPI.Vladimir Serbinenko
2014-11-13intel: use crosscompiler readelf, instead of globalPatrick Georgi
2014-11-09src: Too many terminators ';;' at end of stmts, stop SkynetEdward O'Callaghan
2014-11-08intel: Use 'FORCEWAKE_ACK_HSW' define over '0x130044'Edward O'Callaghan
2014-11-04Redundant addr '&' operator on func ptr's in struct initiatorEdward O'Callaghan
2014-11-01{cpu,soc}: Use DEVICE_NOOP macro over dummy symbolEdward O'Callaghan
2014-10-22broadwell: Update Haswell and Broadwell E0 microcodeDuncan Laurie
2014-10-22broadwell: Update microcodeDuncan Laurie
2014-10-22broadwell: ACPI, romstage, and other updatesDuncan Laurie
2014-10-22broadwell: Update D0 microcode to FFFF000EDuncan Laurie
2014-10-22broadwell: Update microcode for supported CPUsDuncan Laurie
2014-10-22broadwell: add new intel SOCDuncan Laurie
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 17:06:48 +0000