summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/Kconfig
AgeCommit message (Expand)Author
2019-10-20soc/intel/{cnl, icl}: Update the DCACHE_BSP_STACK_SIZE to 129KiBV Sowmya
2019-09-13soc/intel/cannonlake: Allow coreboot to reserve stack for fspBora Guvendik
2019-09-11intel/fsp2_0: Add help text for FSP_TEMP_RAM_SIZE KconfigSubrata Banik
2019-09-02security/intel: Add TXT infrastructurePatrick Rudolph
2019-08-11arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki
2019-08-11arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki
2019-08-08lib/stage_cache: Refactor Kconfig optionsKyösti Mälkki
2019-08-02soc/intel/common/pch: Move thermal kconfig selection into common/pchSubrata Banik
2019-07-31soc/intel/cannonlake: Enable FSP to use coreboot stack for cometlakeAamir Bohra
2019-07-31soc/intel/cannonlake: Enable PCH Thermal Sensor configuration for S0ixSumeet Pawnikar
2019-07-16soc/intel/{cnl,icl}: Always use CAR NEM enhanced by defaultAngel Pons
2019-07-11soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timerSubrata Banik
2019-07-09arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki
2019-07-09cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki
2019-07-06soc/intel/cannonlake: Override PRERAM_CBMEM_CONSOLE_SIZE default valueSubrata Banik
2019-07-02soc/intel/cannonlake: Add support to log XHCI wake eventsPaul Fagerburg
2019-07-01Use 3rdparty/intel-microcodeArthur Heymans
2019-06-28soc/intel/cannonlake: fix use of legacy 8254 timerMatt DeVillier
2019-06-26soc/intel/cannonlake/Kconfig: Don't have all variants select SOC_INTEL_CANNON...Arthur Heymans
2019-06-21soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASEArthur Heymans
2019-06-13soc/intel/{cml, whl}: Add option to skip HECI disable in SMMSubrata Banik
2019-06-03soc/intel: Replace UART_BASE() and friends with a KconfigNico Huber
2019-05-09soc/intel/cannonlake: Fix pcie clock numberLijian Zhao
2019-05-06soc/intel/cannonlake: Add GPIO dual-route support.Tim Wawrzynczak
2019-04-30vboot: refactor OPROM codeJoel Kitching
2019-04-253rdparty/fsp: Update submodule pointer to upstream masterMatt DeVillier
2019-04-23soc/intel/cannonlake: Enable PlatformDebugConsent by KconfigKane Chen
2019-04-22Revert "soc/intel/cannonlake: Enable coreboot MP PPI service for WHL/CML"Lijian Zhao
2019-04-16soc/intel/cannonlake: Implement soc side VMX supportRonak Kanabar
2019-04-16soc/intel/cannonlake: Enable coreboot MP PPI service for WHL/CMLSubrata Banik
2019-04-12soc/intel/cannonlake: Select FSP_M_XIPFurquan Shaikh
2019-04-12soc/intel/cannonlake: Do not use XIP_ROM_SIZEFurquan Shaikh
2019-02-28soc/intel/cannonlake: Add CometLake SoC supportSubrata Banik
2019-02-27soc/intel/cannonlake: Add a config for configuring SD_VDD1_PWR_EN#Rizwan Qureshi
2019-02-07soc/intel/cannonlake: Add Whiskeylake SoC kconfigSubrata Banik
2019-02-04soc/intel/cannonlake: Remove SOC_INTEL_CANNONLAKE_MEMCFG_INIT KconfigSubrata Banik
2019-01-12soc/intel/cannonlake: Hook up MicrocodeLijian Zhao
2019-01-10Untangle CBFS microcode updatesNico Huber
2019-01-09soc/intel: Clean mess around UART_DEBUGNico Huber
2018-12-07soc/intel/cannonlake: Fix I2C clock inputDuncan Laurie
2018-12-04soc/intel/cannonlake: Increase bootblock sizeDuncan Laurie
2018-10-27soc/intel/*: Make FSP header path user configurablePatrick Georgi
2018-10-25soc/intel: Consolidate FSP CAR setup and teardown codePraveen hodagatta pranesh
2018-10-22intel: Use CF9 reset (part 2)Patrick Rudolph
2018-10-19soc/intel/cannonlake: Enable HDA driver supportpraveen hodagatta pranesh
2018-10-17soc/intel/cannonlake: Add CNP PCH-H gpio pin definitionspraveen hodagatta pranesh
2018-10-17soc/intel/cannonlake: Add new cannon lake PCH-H supportpraveen hodagatta pranesh
2018-10-12drivers/intel/fsp2_0: Hook up IntelFSP repoPatrick Georgi
2018-09-14soc/intel/denverton_ns: Enable common block PMCJulien Viard de Galbert
2018-09-13src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner