summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/chip.h
AgeCommit message (Expand)Author
2021-04-08soc/intel/{cannonlake,icelake}: Drop unhooked `SendVrMbxCmd`Angel Pons
2021-02-20soc/intel/cannonlake: Add devicetree setting to disable turboPatrick Rudolph
2021-01-11{soc,vc,mb}/intel: Drop support for Cannon Lake SoCFelix Singer
2021-01-01soc/intel/cnl: add panel and backlight configuration codeMichael Niewöhner
2020-12-14soc/intel/cannonlake: Drop unreferenced devicetree settingsAngel Pons
2020-12-08soc/intel/cannonlake: Align SATA mode names with soc/sklFelix Singer
2020-11-13soc/intel/cnl: replace the remains of HeciEnabled by device state in dtMichael Niewöhner
2020-11-13soc/intel/{skl,cnl}: replace PM ACPI timer dt option by KconfigMichael Niewöhner
2020-11-09soc/intel/*/chip: Remove unused devicetree entryPatrick Rudolph
2020-10-26mb/*,soc/intel: drop the obsolete dt option `speed_shift_enable`Michael Niewöhner
2020-09-21src/soc/intel: Drop unneeded empty linesElyes HAOUAS
2020-09-14soc/intel/{cnl,icl,jsl,tgl}: Clean up chip.hSubrata Banik
2020-09-04soc/intel/cnl: Enable HECI3 depending on devicetreeFelix Singer
2020-08-23soc/intel/cnl: Configure FSP option PcieRpSlotImplementedNico Huber
2020-07-01soc/intel/cannonlake: make satahotplug user configurable via devicetreeJonas Loeffelholz
2020-06-25soc/intel/cannonlake: Add PchPmPwrCycDur to chip optionsSridhar Siricilla
2020-06-17soc/intel/cannonlake: Use table instead of switch-casePatrick Rudolph
2020-06-02soc/intel/cannonlake: Add RP configuration settingsChristian Walter
2020-05-26cannonlake: update processor power limits configurationSumeet R Pawnikar
2020-05-26soc/intel/cannonlake: Add VrPowerDeliveryDesign to chip optionsChristian Walter
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-04soc/intel/cannonlake: Add DisableHeciRetry to configChristian Walter
2020-05-01src: Remove not used 'include <smbios.h>'Elyes HAOUAS
2020-04-06soc/intel/cannonlake: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-18soc: Remove copyright noticesPatrick Georgi
2020-03-17soc/intel/cannonlake: Set correct serirq modeJeremy Soller
2020-03-04src: capitalize 'PCIe'Elyes HAOUAS
2020-02-28soc/intel/cannonlake: Plumb TetonGlacierMode into dtEdward O'Callaghan
2020-02-04soc/intel/cannonlake: Allow Audio DSP OSC qualification for low power idleAamir Bohra
2020-01-18soc/intel/cannonlake: Add chip config for SATA strengthJamie Chen
2020-01-08soc/intel/cannonlake: Add VR config for CMLJamie Chen
2019-12-12soc/intel/{cnl,icl,skl,tgl}: Remove unused gpe0_en_* from chip.hFurquan Shaikh
2019-11-27soc/intel/cannonlake: Disable USB2 PHY Power gatingSurendranath Gurivireddy
2019-11-26soc/intel/cannonlake: Add chip config to override CPU flex ratioSubrata Banik
2019-11-04soc/intel/sgx: convert SGX and PRMRR devicetree options to KconfigMichael Niewöhner
2019-09-29soc/intel: Rename <intelblocks/chip.h>Kyösti Mälkki
2019-09-12soc/intel/cnl: Remove unnecessary FSP UPD “PchPwrOptEnable” usageSubrata Banik
2019-09-12soc/intel/cannonlake: Add config for sata devslp pad reset configurationAamir Bohra
2019-08-26soc/intel/cannonlake: Add config to disable display audio codecAamir Bohra
2019-08-20soc/intel/cnl: Add provision to configure SD controller write protect pinAamir Bohra
2019-06-28soc/intel/cannonlake: fix use of legacy 8254 timerMatt DeVillier
2019-06-21soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASEArthur Heymans
2019-05-20soc/intel/cannonlake: Make use of gpio_pm_configure()Subrata Banik
2019-05-11soc/intel/cnl: Enable VT-dJohn Zhao
2019-05-09soc/intel/cannonlake: Fix pcie clock numberLijian Zhao
2019-05-07mb/google/sarien: Add SMBIOS type 9 fieldsLijian Zhao
2019-05-01mb/google/sarien: Disable S5 wake on LAN by defaultEric Lai
2019-04-23soc/intel/cannonlake: Enable PlatformDebugConsent by KconfigKane Chen
2019-04-16soc/intel/cannonlake: Configure Vmx support using KconfigRonak Kanabar
2019-04-01soc/intel/cannonlake: Add FSP UPD to unlock GPIO pads in devicetreeKrishna Prasad Bhat