summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake
AgeCommit message (Expand)Author
2020-09-25soc/intel: Use ASL 2.0 syntax for GPIO ASL helper functionSubrata Banik
2020-09-24soc/intel/cnl: drop lpit.asl in favor of common versionMichael Niewöhner
2020-09-22Revert "soc/intel: Refactor do_global_reset() function"Furquan Shaikh
2020-09-21src/soc/intel: Drop unneeded empty linesElyes HAOUAS
2020-09-21soc/intel: Refactor do_global_reset() functionSubrata Banik
2020-09-21soc/intel: rename get_prmrr_sizeMichael Niewöhner
2020-09-21soc/intel/cnl: Use the common code to set the PchPmPwrCycDurV Sowmya
2020-09-19soc/intel/common/block/cse: Refactor cse_request_global_reset() functionSubrata Banik
2020-09-17soc/intel/cannonlake: add missing special function padsMichael Niewöhner
2020-09-17soc/intel/cannonlake: rename "RSVD" GPIOs to their correct namesMichael Niewöhner
2020-09-17soc/intel/cannonlake: fix GPIO community numbering in ACPIMichael Niewöhner
2020-09-14soc/intel/{cnl,icl,jsl,tgl}: Clean up chip.hSubrata Banik
2020-09-14soc/intel/cnl: Add ACPI support for PMC core OS driverMichael Niewöhner
2020-09-14soc/intel/common/cpu: Update COS mask calculation for NEM enhanced modeAamir Bohra
2020-09-09soc/intel/cannonlake: Add PCIe ports on PCH-HPatrick Rudolph
2020-09-06soc/intel: skl,cnl,icl,jsl,tgl: disable usb over-current pin by defaultMichael Niewöhner
2020-09-04soc/intel/cnl: Enable HECI3 depending on devicetreeFelix Singer
2020-09-03soc/intel/cnl: Allow using the remaining Comet Lake FSPsFelix Singer
2020-09-033rdparty/fsp: Update submodule pointer to current masterFelix Singer
2020-09-03soc/intel/cnl: Add new Kconfig option which matches its FSPs nameFelix Singer
2020-08-23soc/intel/cnl: Configure FSP option PcieRpSlotImplementedNico Huber
2020-08-18elog: rename ELOG_WAKE_SOURCE_GPIO to ELOG_WAKE_SOURCE_GPEAaron Durbin
2020-08-12soc/intel/cannonlake: Set FSP-M UPD Heci1BarAddressSridhar Siricilla
2020-08-10soc/intel/cannonlake/acpi/serialio.asl: Don't advertise unavailable devicesPatrick Rudolph
2020-08-07soc/intel/cnl: Set Heci1Disable depending on devicetree configFelix Singer
2020-08-07soc/intel/{cnl,icl,jsl,tgl}: Use Bus Master for setting up PWRMBASESubrata Banik
2020-08-05{nb,soc}/intel: Use get_current_microcode_rev() for ucode versionSubrata Banik
2020-07-31soc/intel/cannonlake: Fix DMAR when no iGPU is presentPatrick Rudolph
2020-07-28soc/intel/cannonlake: Configure SataPwrOptEnable only if SATA is enabledFelix Singer
2020-07-26src: Update bare access to BOOL CONFIG_ vals to CONFIG()Martin Roth
2020-07-26cpu,soc/intel: Drop select SMPKyösti Mälkki
2020-07-26src: Remove unused 'include <cbmem.h>'Elyes HAOUAS
2020-07-22soc/intel/cannonlake: Move tco_configure to bootblockTim Wawrzynczak
2020-07-21src: Use ACPI macrosElyes HAOUAS
2020-07-20soc/intel/cannonlake: Add configs for USB 3.1 Gen2 EV settingsJamie Chen
2020-07-14src: Remove unused 'include <stdint.h>Elyes HAOUAS
2020-07-06soc/intel: Drop unused `#include <reg_script.h>`Angel Pons
2020-07-01soc/intel/cannonlake: make satahotplug user configurable via devicetreeJonas Loeffelholz
2020-06-30soc/intel/cannonlake: Add UWES ASL into xhci.aslEdward O'Callaghan
2020-06-30ACPI: Drop typedef global_nvs_tKyösti Mälkki
2020-06-30src: Remove whitespaces before tabsElyes HAOUAS
2020-06-28soc/intel/common: add TCC activation functionalitySumeet R Pawnikar
2020-06-25soc/intel/cannonlake: Add PchPmPwrCycDur to chip optionsSridhar Siricilla
2020-06-25soc/intel/cannonlake: Add missing USB_PORT_WAKE_ENABLE defineEdward O'Callaghan
2020-06-18soc/intel/cannonlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-18soc/intel: remove unused dptf.asl file and other definesSumeet R Pawnikar
2020-06-17soc/intel/cannonlake/vr_config: Add CFL defaults to TDC powerlimitPatrick Rudolph
2020-06-17soc/intel/cannonlake: Use table instead of switch-casePatrick Rudolph
2020-06-16cpu/x86: Define MTRR_CAP_PRMRRKyösti Mälkki
2020-06-16soc/intel/common: Replace smm_soutbridge_enable(SMI_FLAGS)Kyösti Mälkki