index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
cannonlake
Age
Commit message (
Expand
)
Author
2017-09-14
src/soc/intel/cannonlake: Define USB configuration params
Pratik Prajapati
2017-09-14
device: acpi_name() should take a const struct device
Aaron Durbin
2017-09-13
soc/intel/cannonlake: Add serialio device config
Lijian Zhao
2017-09-13
soc/intel/cannonlake: Add ramstage uart debug support
Lijian Zhao
2017-09-13
soc/intel/cannonlake: Add common ACPI support for CNL
Lijian Zhao
2017-09-11
cpu/x86/mp_init: remove adjust_cpu_apic_entry()
Aaron Durbin
2017-09-06
soc/intel/cannonlake: remove duplicate uart.c from bootblock
Nick Vaccaro
2017-09-06
soc/intel/cannonlake: Add Vboot/ChromeOS support
Lijian Zhao
2017-09-06
soc/intel/{cannonlake,skylake}: Fix null pointer dereference in klocwork
Subrata Banik
2017-09-05
soc/intel/cannonlake: Set IGD stolen memory size to 64MB
Subrata Banik
2017-09-02
soc/intel/cannonlake: Use common mca_configure() API
Pratik Prajapati
2017-09-01
soc/intel/cannonlake: Define Max PCIE Root Ports
Pratik Prajapati
2017-09-01
soc/intel/cannonlake: add *spi.c files to make
Nick Vaccaro
2017-09-01
soc/intel/cannonlake: add gpio files to make
Nick Vaccaro
2017-09-01
soc/intel/canonlake: Enable LPSS UART in 32bit PCI mode
Lijian Zhao
2017-09-01
soc/intel/cannonlake: Perform dram top calculation based on HW registers
Subrata Banik
2017-08-30
soc/intel/{cannonlake,skylake}: Add active default value for UART_FOR_CONSOLE
Subrata Banik
2017-08-30
soc/intel/cannonlake: Add PrmrrSize and C6DRAM config
Subrata Banik
2017-08-29
soc/intel/cannonlake: Fix Coverity scan error
Lijian Zhao
2017-08-26
soc/intel/cannonlake: use __packed
Aaron Durbin
2017-08-25
soc/intel/cannonlake: Init UPD params based on config
Pratik Prajapati
2017-08-24
soc/intel/cannonlake: Add cpu.c and MP init support
Pratik Prajapati
2017-08-22
soc/intel/cannonlake: Define soc_intel_cannonlake_config
Pratik Prajapati
2017-08-21
soc/intel/cannonlake: Enable common PMC code for CNL
Lijian Zhao
2017-08-21
soc/intel/cannonlake: Add support for all UART port index
Subrata Banik
2017-08-21
soc/intel/cannonlake: Add Kconfig option to select UART index
Subrata Banik
2017-08-17
soc/intel/cannonlake: Add SPI flash controller driver
Lijian Zhao
2017-08-17
intel/cannonlake/chip: Add initial PCI enum support
Pratik Prajapati
2017-08-16
soc/intel/cannonlake: Add proper support to enable UART2 in 16550 mode
Subrata Banik
2017-08-15
soc/intel/cannonlake: Rectify LPC Lock Enable (LE) bit definition
Subrata Banik
2017-08-15
soc/intel/cannonlake: Call into FSP siliconinit
Lijian Zhao
2017-08-15
soc/intel/cannonlake: Add postcar stage support
Lijian Zhao
2017-08-15
soc/intel/{cannonlake,skylake}: fix PCH_P2SB_EPMASK macro
Aaron Durbin
2017-08-14
soc/intel/cannonlake: Remove unused systemagent registers
Subrata Banik
2017-08-14
soc/intel/cannonlake: Initialize struct member to 0
Subrata Banik
2017-08-11
soc/cannonlake: Enable SMM code for Cannon Lake
Brandon Breitenstein
2017-08-11
soc/intel/cannonlake: Add missing _PCH_DEV definitions
Furquan Shaikh
2017-08-09
soc/intel/cannonlake: Add ramstage SystemAgent support
Lijian Zhao
2017-08-07
soc/intel/cannonlake: Add memory map support
Lijian Zhao
2017-08-03
soc/intel/cannonlake: Sort Kconfig for Cannonlake
Lijian Zhao
2017-07-27
soc/intel/cannonlake: Correct gpio definition
Lijian Zhao
2017-07-24
Update files with no newline at the end
Martin Roth
2017-07-24
Fix files with multiple newlines at the end.
Martin Roth
2017-07-22
soc/intel/cannonlake: Keep variable from going out of scope
Martin Roth
2017-07-21
Revert "soc/intel/cannonlake: Add postcar stage support"
Martin Roth
2017-07-21
Revert "soc/intel/cannonlake: Call into FSP siliconinit"
Martin Roth
2017-07-21
soc/intel/cannonlake: Call into FSP siliconinit
Lijian Zhao
2017-07-21
soc/intel/cannonlake: Add postcar stage support
Lijian Zhao
2017-07-20
soc/intel/cannonlake: Make ramstage relocatable
Lijian Zhao
2017-07-19
soc/intel/cannonlake: Add minimal changes to call FSP Memoryinit
Lijian Zhao
[next]