index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
fsp_baytrail
/
romstage
Age
Commit message (
Expand
)
Author
2015-12-16
intel/fsp_baytrail: rename include folder baytrail to include/soc
Ben Gardner
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-24
coreboot: move TS_END_ROMSTAGE to one spot
Aaron Durbin
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-24
fsp: Move fsp to fsp1_0
Marc Jones
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-02-09
Intel FSP platforms: Fix timestamps
Kyösti Mälkki
2015-01-27
CBMEM: Move cbmemc_reinit()
Kyösti Mälkki
2015-01-05
timestamps: Switch from tsc_t to uint64_t
Stefan Reinauer
2014-12-16
CBMEM console: Fix boards with BROKEN_CAR_MIGRATE
Kyösti Mälkki
2014-12-09
fsp platfoms: add prototype & consolidate main entry-point
Martin Roth
2014-11-20
Replace includes of build.h with version.h
Kyösti Mälkki
2014-10-22
cmos: Rename the CMOS related functions.
Gabe Black
2014-09-29
intel/fsp_baytrail: Add S3 suspend/resume Support
Mohan D'Costa
2014-07-08
soc: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-05-29
fsp_baytrail: Add the FSP version of Intel's Bay Trail-I chip
Martin Roth