index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
icelake
/
fsp_params.c
Age
Commit message (
Expand
)
Author
2020-02-26
soc/intel/{cnl,icl}: Avoid static 8254 clock gating on S3 resume
Subrata Banik
2020-02-24
soc/intel/icelake: Skip FSP-S IGD related UPD override
Subrata Banik
2019-11-22
soc/intel/icelake: Make CpuMpPpi implementation default for ICL
Subrata Banik
2019-10-31
soc/intel/icelake: adapt FSP GOP param to match the other FSP2.0 platforms
Michael Niewöhner
2019-10-02
soc/intel: Replace config_of_path() with config_of_soc()
Kyösti Mälkki
2019-08-05
soc/intel/{cnl,icl}: Add support to get LPSS controllers list from SOC
Aamir Bohra
2019-07-18
soc/intel: Use config_of_path(SA_DEVFN_ROOT)
Kyösti Mälkki
2019-07-14
soc/intel/icelake: Update FSP UPDs if IGD is disable in devicetree
Subrata Banik
2019-07-11
soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timer
Subrata Banik
2019-07-09
soc/intel/icelake: Refer to soc/soc_chip.h rather than chip.h
Subrata Banik
2019-06-13
soc/intel/icelake: Replace PCI device LPC to ESPI as per EDS
Subrata Banik
2019-06-09
soc/intel/icelake: Pass FSP-M/S UPD as per ICL requirement
Aamir Bohra
2018-10-26
soc/intel/icelake: Do initial SoC commit
Aamir Bohra