summaryrefslogtreecommitdiff
path: root/src/soc/intel/jasperlake/chip.h
AgeCommit message (Expand)Author
2020-10-12soc/intel/jasperlake: Correct SaGv mappingAamir Bohra
2020-10-08soc/intel/jasperlake: Add VR Configuration settingsMeera Ravindranath
2020-09-22soc/intel/jasperlake: Enable processor thermal control using PCI_DEVFNSumeet R Pawnikar
2020-09-14soc/intel/{cnl,icl,jsl,tgl}: Clean up chip.hSubrata Banik
2020-08-17soc/intel/jasperlake: Add FSP UPDs for minimum assertion widthsV Sowmya
2020-07-23soc/intel/jasperlake: Add the SkipCpuReplacementCheck configurationV Sowmya
2020-05-18jasperlake: update processor power limits configurationSumeet R Pawnikar
2020-05-12soc/intel/jasperlake: Add SATA related UPDs configurationRonak Kanabar
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-01soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understa...Subrata Banik
2020-05-01soc/intel/jasperlake: Fill PcieRpClkReqDetect from devicetreeMeera Ravindranath
2020-04-06soc/intel/jasperlake: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-28soc/intel/jasperlake: Remove Tiger Lake SoC code from Jasper LakeAamir Bohra
2020-03-28soc/intel/jasperlake: Add Jasper Lake SoC supportAamir Bohra