index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
jasperlake
Age
Commit message (
Expand
)
Author
2020-07-29
soc/intel/jasperlake: Clean up report_cpu_info() function
Usha P
2020-07-28
soc/intel/jasperlake: Simplify is-device-enabled checks
Felix Singer
2020-07-27
soc/intel/jasperlake: Invoke PCIe root port swapping
Karthikeyan Ramasubramanian
2020-07-26
soc/intel/jasperlakelake: Rename pch_init() code
Usha P
2020-07-26
src: Update bare access to BOOL CONFIG_ vals to CONFIG()
Martin Roth
2020-07-26
cpu,soc/intel: Drop select SMP
Kyösti Mälkki
2020-07-26
src: Remove unused 'include <cbmem.h>'
Elyes HAOUAS
2020-07-23
soc/intel/jasperlake: Add the SkipCpuReplacementCheck configuration
V Sowmya
2020-07-22
soc/intel/jasperlake: Move tco_configure to bootblock
Tim Wawrzynczak
2020-07-21
src: Use ACPI macros
Elyes HAOUAS
2020-07-14
src: Remove unused 'include <stdint.h>
Elyes HAOUAS
2020-07-07
soc/intel/{tiger,jasper}lake: Add IPU to soc_acpi_name
Tim Wawrzynczak
2020-07-06
soc/intel: Drop unused `#include <reg_script.h>`
Angel Pons
2020-07-06
soc/intel/jasperlake: set SerialIoUartDebugMode to skip Uart Init
Maulik V Vaghela
2020-06-30
jasperlake: enable tcc_offset functionality
Sumeet R Pawnikar
2020-06-30
ACPI: Drop typedef global_nvs_t
Kyösti Mälkki
2020-06-25
drivers/intel/fsp2_0: decouple FSP_PEIM_TO_PEIM_INTERFACE from FSP 2.1
Jonathan Zhang
2020-06-22
soc/intel/jasperlake: add processor power limits control support
Sumeet R Pawnikar
2020-06-18
soc/intel/jasperlake: Enable FSP-S compression
Karthikeyan Ramasubramanian
2020-06-16
soc/intel/common: Replace smm_soutbridge_enable(SMI_FLAGS)
Kyösti Mälkki
2020-06-16
arch/x86: Create helper for APM_CNT SMI triggers
Kyösti Mälkki
2020-06-10
ACPI: Remove Kconfig COMMON_FADT
Kyösti Mälkki
2020-06-08
spd/lp4x: Set manufacturer part name to blank (0x20)
Furquan Shaikh
2020-06-07
soc/intel/jasperlake: Add JSL PMC as 'hidden' PCI device
Tim Wawrzynczak
2020-06-06
lp4x: Add new memory parts and generate SPDs
Furquan Shaikh
2020-06-06
soc/intel/jasperlake: Generate LP4x SPD files using gen_spd.go
Furquan Shaikh
2020-06-03
soc/intel/jasperlake: Update C-States info
Ronak Kanabar
2020-06-03
soc/intel/jasperlake: Fix 16-bit read/write PCI_COMMAND register
Elyes HAOUAS
2020-06-02
soc/intel/common/{pch,sata}: Remove SATA common code driver
Subrata Banik
2020-06-02
soc/intel/jasperlake: Update camera_clock_ctl.asl to ASL2.0 syntax
V Sowmya
2020-06-02
soc/intel/jasperlake: Update gpio_op.asl to ASL2.0 syntax
V Sowmya
2020-06-02
soc/intel/jasperlake: Update pch_hda.asl to ASL2.0 syntax
V Sowmya
2020-06-02
soc/intel/jasperlake: Update scs.asl to ASL2.0 syntax
V Sowmya
2020-06-02
soc/intel/jasperlake: Update platform.asl to ASL2.0 syntax
V Sowmya
2020-06-02
{icelake,jasperlake,skylake,tigerlake}/bootblock.c: Clean up includes
Elyes HAOUAS
2020-06-02
src: Remove unused '#include <cpu/x86/lapic.h>'
Elyes HAOUAS
2020-05-28
soc/intel/jasperlake: Disable PAVP UPD
Ronak Kanabar
2020-05-28
soc/intel/jasperlake: Correct GPIO community PID configuration
Aamir Bohra
2020-05-28
Remove new additions of "this file is part of" lines
Elyes HAOUAS
2020-05-28
soc/intel/jasperlake: Use coreboot lock down config
Aamir Bohra
2020-05-27
soc/intel/gma: Implement fsp_soc_get_igd_bar() in common code
Nico Huber
2020-05-27
soc/intel/gma: Move display and opregion init to common code
Nico Huber
2020-05-27
drivers/intel/gma: Move IGD OpRegion to CBMEM
Nico Huber
2020-05-26
soc/intel/jasperlake: correct IRQ routing Jasper Lake
Ronak Kanabar
2020-05-23
soc/intel/{jsl,tgl}: Override PRERAM_CBMEM_CONSOLE_SIZE default value
Subrata Banik
2020-05-20
soc/intel/jasperlake: Add ACPI method to get GPIO PCR PID
Aamir Bohra
2020-05-18
soc/intel/jasperlake: Add function to display ME firmware status info
Krishna Prasad Bhat
2020-05-18
jasperlake: update processor power limits configuration
Sumeet R Pawnikar
2020-05-18
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-14
soc/intel: Drop ABOVE_4GB_MEM_BASE_SIZE and use cpu_phys_address_size()
Furquan Shaikh
[next]