index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
sch
Age
Commit message (
Expand
)
Author
2017-08-19
arch/x86: Sanity checking on HAVE_SMI_HANDLER
Kyösti Mälkki
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2017-06-13
Consolidate reset API, add generic reset_prepare mechanism
Julius Werner
2017-05-27
CBMEM: Clarify CBMEM_TOP_BACKUP function usage
Kyösti Mälkki
2017-01-06
nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h>
Arthur Heymans
2016-12-11
x86 SMM: Fix use with RELOCATABLE_RAMSTAGE
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Drop redundant logging
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Consolidate resource registration
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Flip default to enabled
Kyösti Mälkki
2016-12-06
intel PCI ops: Remove explicit PCI MMCONF access
Kyösti Mälkki
2016-11-29
intel/sch: Switch to MMCONF_SUPPORT_DEFAULT
Kyösti Mälkki
2016-11-22
intel/sch: Switch to MMCONF_SUPPORT_DEFAULT
Kyösti Mälkki
2016-08-28
src/soc: Remove unnecessary whitespace before "\n" and "\t"
Elyes HAOUAS
2016-05-17
intel/sch: Merge northbridge and southbridge in src/soc
Stefan Reinauer