index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
Kconfig
Age
Commit message (
Expand
)
Author
2016-01-16
intel/skylake: Add kconfig option to skip Native SD Controller
Subrata Banik
2016-01-15
intel/skylake: add nhlt support
Aaron Durbin
2015-12-08
soc/intel/skylake: Remove obsolete Kconfig symbols
Martin Roth
2015-11-05
Kconfig: Remove obsolete Kconfig symbols from google/intel boards
Martin Roth
2015-10-27
FSP1_1: Always use common code
Lee Leahy
2015-10-27
FSP 1.1: Move common FSP code
Lee Leahy
2015-10-27
intel/kunimitsu FAB3: Configure LPC to Quiet Mode.
pchandri
2015-10-11
skylake: ajdust cache-as-ram region to 64KiB
Aaron Durbin
2015-10-04
drivers/uart/Kconfig: Select 8250 mem when 8250 mem32 is enabled
Alexandru Gagniuc
2015-09-29
skylake: select HAVE_INTEL_FIRMWARE
Aaron Durbin
2015-09-17
skylake: Use common ACPI _SWS code
Duncan Laurie
2015-09-10
intel/skylake: HAVE_UART_MEMORY_MAPPED doesn't exist anymore
Patrick Georgi
2015-09-09
x86: bootblock: remove linking and program flow from build system
Aaron Durbin
2015-08-31
soc/intel: Fix dependency of CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM
Alexandru Gagniuc
2015-08-30
Kconfig: Don't 'select' options based on PAYLOAD_SEABIOS
Alexandru Gagniuc
2015-08-17
Fix Kconfig: ALWAYS_LOAD_OPROM has unmet dependency VGA_ROM_RUN
Martin Roth
2015-08-17
soc/intel/skylake/Kconfig: Fix recursive Kconfig dependency
Martin Roth
2015-08-14
skylake: provide native gpio functionality
Aaron Durbin
2015-08-13
skylake: fix serial port with new code base
Aaron Durbin
2015-08-13
skylake: remove CBFS_SIZE option in SoC directory
Aaron Durbin
2015-07-29
skylake: Rework microcode include path
Duncan Laurie
2015-07-24
skylake: Fix building without serial console
Duncan Laurie
2015-07-21
Glados: Update Serial IO modes in devicetree
Naveen Krishna Chatradhi
2015-07-21
Skylake: Only support UART2 as debug port, clean up the rest
Naveen Krishna Chatradhi
2015-07-21
skylake: re-enable PCIe L1 sub states
Aaron Durbin
2015-07-16
soc/intel: Add Skylake SOC support
Lee Leahy
2015-07-16
soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
Lee Leahy