index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
bootblock
/
cpu.c
Age
Commit message (
Expand
)
Author
2017-06-09
soc/intel/skylake: Use CPU common library code
Barnali Sarkar
2017-06-09
soc/intel/skylake: Move update microcode from cbfs to mp_ops callbacks
Barnali Sarkar
2017-06-05
soc/intel/skylake: Add config for cpu base clock frequency
Aamir Bohra
2017-06-05
soc/intel/common/block: add bios caching to fast spi module
Aaron Durbin
2017-05-02
soc/intel/skylake: Clean up code by using common FAST_SPI module
Barnali Sarkar
2017-03-24
soc/intel/skylake: Use C entry code for MTRR programming
Subrata Banik
2017-03-06
soc/intel/skylake: Clean up CPU code
Subrata Banik
2016-08-18
soc/intel/skylake: Move bootblock specific code from skylake/romstage
Naresh G Solanki
2016-07-28
soc/intel/skylake: Add C entry bootblock support
Subrata Banik
2016-02-04
intel/skylake: unconditionally set SPI controller BAR
Aaron Durbin
2016-01-12
intel/skylake: Remove check for Microcode loaded by ME
Martin Roth
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-10-11
skylake: Leave SPI controller enabled
Lee Leahy
2015-10-11
skylake: SPI code cleanup
Lee Leahy
2015-08-13
skylake: fix garbled patch from upstream
Aaron Durbin
2015-07-29
Skylake: Fix microcode reload in bootblock cpu init
Rizwan Qureshi
2015-07-16
soc/intel: Add Skylake SOC support
Lee Leahy
2015-07-16
soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
Lee Leahy